



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I²C, IrDA, SPI, UART/USART
Peripherals	DMA, I²S, LVD, POR, PWM, WDT
Number of I/O	44
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 22x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk12dx128vlh5

Table of Contents

1 Ordering parts.....	3	5.4 Thermal specifications.....	20
1.1 Determining valid orderable parts.....	3	5.4.1 Thermal operating requirements.....	21
2 Part identification.....	3	5.4.2 Thermal attributes.....	21
2.1 Description.....	3	6 Peripheral operating requirements and behaviors.....	22
2.2 Format.....	3	6.1 Core modules.....	22
2.3 Fields.....	3	6.1.1 JTAG electricals.....	22
2.4 Example.....	4	6.2 System modules.....	25
2.5 Small package marking.....	4	6.3 Clock modules.....	25
3 Terminology and guidelines.....	5	6.3.1 MCG specifications.....	25
3.1 Definition: Operating requirement.....	5	6.3.2 Oscillator electrical specifications.....	27
3.2 Definition: Operating behavior.....	5	6.3.3 32 kHz oscillator electrical characteristics.....	29
3.3 Definition: Attribute.....	6	6.4 Memories and memory interfaces.....	30
3.4 Definition: Rating.....	6	6.4.1 Flash electrical specifications.....	30
3.5 Result of exceeding a rating.....	7	6.4.2 EzPort switching specifications.....	33
3.6 Relationship between ratings and operating requirements.....	7	6.5 Security and integrity modules.....	34
3.7 Guidelines for ratings and operating requirements.....	8	6.6 Analog.....	34
3.8 Definition: Typical value.....	8	6.6.1 ADC electrical specifications.....	34
3.9 Typical value conditions.....	9	6.6.2 CMP and 6-bit DAC electrical specifications.....	38
4 Ratings.....	9	6.6.3 12-bit DAC electrical characteristics.....	41
4.1 Thermal handling ratings.....	9	6.6.4 Voltage reference electrical specifications.....	44
4.2 Moisture handling ratings.....	10	6.7 Timers.....	45
4.3 ESD handling ratings.....	10	6.8 Communication interfaces.....	45
4.4 Voltage and current operating ratings.....	10	6.8.1 DSPI switching specifications (limited voltage range).....	45
5 General.....	10	6.8.2 DSPI switching specifications (full voltage range).....	47
5.1 AC electrical characteristics.....	11	6.8.3 I2C switching specifications.....	49
5.2 Nonswitching electrical specifications.....	11	6.8.4 UART switching specifications.....	49
5.2.1 Voltage and current operating requirements.....	11	6.8.5 Normal Run, Wait and Stop mode performance over the full operating voltage range.....	49
5.2.2 LVD and POR operating requirements.....	12	6.8.6 VLPR, VLPW, and VLPS mode performance over the full operating voltage range.....	51
5.2.3 Voltage and current operating behaviors.....	13	7 Dimensions.....	53
5.2.4 Power mode transition operating behaviors.....	13	7.1 Obtaining package dimensions.....	53
5.2.5 Power consumption operating behaviors.....	14	8 Pinout.....	53
5.2.6 EMC radiated emissions operating behaviors.....	18	8.1 K12 Signal Multiplexing and Pin Assignments.....	53
5.2.7 Designing with radiated emissions in mind.....	19	8.2 K12 Pinouts.....	56
5.2.8 Capacitance attributes.....	19	9 Revision History.....	57
5.3 Switching specifications.....	19		
5.3.1 Device clock specifications.....	19		
5.3.2 General switching specifications.....	20		

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK12 and MK12 .

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul style="list-style-type: none">M = Fully qualified, general market flowP = Prequalification
K##	Kinetis family	<ul style="list-style-type: none">K12
A	Key attribute	<ul style="list-style-type: none">D = Cortex-M4 w/ DSPF = Cortex-M4 w/ DSP and FPU
M	Flash memory type	<ul style="list-style-type: none">N = Program flash onlyX = Program flash and FlexMemory

Table continues on the next page...

Field	Description	Values
FFF	Program flash memory size	<ul style="list-style-type: none"> • 32 = 32 KB • 64 = 64 KB • 128 = 128 KB • 256 = 256 KB • 512 = 512 KB • 1M0 = 1 MB • 2M0 = 2 MB
R	Silicon revision	<ul style="list-style-type: none"> • Z = Initial • (Blank) = Main • A = Revision after main
T	Temperature range (°C)	<ul style="list-style-type: none"> • V = -40 to 105 • C = -40 to 85
PP	Package identifier	<ul style="list-style-type: none"> • FM = 32 QFN (5 mm x 5 mm) • FT = 48 QFN (7 mm x 7 mm) • LF = 48 LQFP (7 mm x 7 mm) • LH = 64 LQFP (10 mm x 10 mm) • MP = 64 MAPBGA (5 mm x 5 mm) • LK = 80 LQFP (12 mm x 12 mm) • LL = 100 LQFP (14 mm x 14 mm) • MC = 121 MAPBGA (8 mm x 8 mm) • LQ = 144 LQFP (20 mm x 20 mm) • MD = 144 MAPBGA (13 mm x 13 mm)
CC	Maximum CPU frequency (MHz)	<ul style="list-style-type: none"> • 5 = 50 MHz • 7 = 72 MHz • 10 = 100 MHz • 12 = 120 MHz • 15 = 150 MHz • 18 = 180 MHz
N	Packaging type	<ul style="list-style-type: none"> • R = Tape and reel • (Blank) = Trays

2.4 Example

This is an example part number:


MK12DN512VLH5

2.5 Small package marking

In an effort to save space, small package devices use special marking on the chip. These markings have the following format:

Q ## C F T PP

This table lists the possible values for each field in the part number for small packages (not all combinations are valid):



3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T_A	Ambient temperature	25	°C
V_{DD}	3.3 V supply voltage	3.3	V

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T_{STG}	Storage temperature	-55	150	°C	1
T_{SDR}	Solder temperature, lead-free	—	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

5.2.4 Power mode transition operating behaviors

All specifications except t_{POR} , and VLLS $x \rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 50 MHz
- Bus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode: FEI

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t_{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. <ul style="list-style-type: none"> • $1.71\text{ V}/(V_{DD}\text{ slew rate}) \leq 300\text{ }\mu\text{s}$ • $1.71\text{ V}/(V_{DD}\text{ slew rate}) > 300\text{ }\mu\text{s}$ 	—	300 1.7 V / (V_{DD} slew rate)	μs	1
	• VLLS0 \rightarrow RUN	—	135	μs	
	• VLLS1 \rightarrow RUN	—	135	μs	
	• VLLS2 \rightarrow RUN	—	85	μs	
	• VLLS3 \rightarrow RUN	—	85	μs	
	• LLS \rightarrow RUN	—	6	μs	
	• VLPS \rightarrow RUN	—	5.2	μs	
	• STOP \rightarrow RUN	—	5.2	μs	

1. Normal boot (FTFL_OPT[LPBOOT]=1)

5.2.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I_{DDA}	Analog supply current	—	—	See note	mA	1
I_{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash <ul style="list-style-type: none"> • @ 1.8 V • @ 3.0 V 	—	12.98 12.93	14 13.8	mA	2

Table continues on the next page...




Figure 3. VLPR mode supply current vs. core frequency

5.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors 1

Symbol	Description	Frequency band (MHz)	Typ.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	19	dB μ V	2, 3
V _{RE2}	Radiated emissions voltage, band 2	50–150	21	dB μ V	
V _{RE3}	Radiated emissions voltage, band 3	150–500	19	dB μ V	
V _{RE4}	Radiated emissions voltage, band 4	500–1000	11	dB μ V	
V _{RE_IEC}	IEC level	0.15–1000	L	—	3, 4

1. This data was collected on a MK20DN128VLH5 64pin LQFP device.
2. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

Peripheral operating requirements and behaviors

3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)* with the board horizontal.
4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.
5. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
6. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

6 Peripheral operating requirements and behaviors

6.1 Core modules

6.1.1 JTAG electricals

Table 12. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation <ul style="list-style-type: none"> • Boundary Scan • JTAG and CJTAG • Serial Wire Debug 	0	10	MHz
J2	TCLK cycle period	1/J1	—	ns
J3	TCLK clock pulse width <ul style="list-style-type: none"> • Boundary Scan • JTAG and CJTAG • Serial Wire Debug 	50	—	ns
J4	TCLK rise and fall times	—	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns
J6	Boundary scan input data hold time after TCLK rise	0	—	ns
J7	TCLK low to boundary scan output data valid	—	25	ns
J8	TCLK low to boundary scan output high-Z	—	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1	—	ns
J11	TCLK low to TDO data valid	—	17	ns
J12	TCLK low to TDO high-Z	—	17	ns
J13	TRST assert time	100	—	ns
J14	TRST setup time (negation) to TCLK high	8	—	ns

Table 14. MCG specifications (continued)

Symbol	Description		Min.	Typ.	Max.	Unit	Notes
FLL							
$f_{\text{fill_ref}}$	FLL reference frequency range		31.25	—	39.0625	kHz	
f_{dco}	DCO output frequency range	Low range (DRS=00) $640 \times f_{\text{fill_ref}}$	20	20.97	25	MHz	3, 4
		Mid range (DRS=01) $1280 \times f_{\text{fill_ref}}$	40	41.94	50	MHz	
		Mid-high range (DRS=10) $1920 \times f_{\text{fill_ref}}$	60	62.91	75	MHz	
		High range (DRS=11) $2560 \times f_{\text{fill_ref}}$	80	83.89	100	MHz	
$f_{\text{dco_t_DMX32}}$	DCO output frequency	Low range (DRS=00) $732 \times f_{\text{fill_ref}}$	—	23.99	—	MHz	5, 6
		Mid range (DRS=01) $1464 \times f_{\text{fill_ref}}$	—	47.97	—	MHz	
		Mid-high range (DRS=10) $2197 \times f_{\text{fill_ref}}$	—	71.99	—	MHz	
		High range (DRS=11) $2929 \times f_{\text{fill_ref}}$	—	95.98	—	MHz	
$J_{\text{cyc_fill}}$	FLL period jitter		—	180	—	ps	
	<ul style="list-style-type: none"> $f_{\text{DCO}} = 48 \text{ MHz}$ $f_{\text{DCO}} = 98 \text{ MHz}$ 		—	150	—		
$t_{\text{fill_acquire}}$	FLL target frequency acquisition time		—	—	1	ms	7
PLL							
f_{vco}	VCO operating frequency		48.0	—	100	MHz	
I_{pll}	PLL operating current	<ul style="list-style-type: none"> PLL @ 96 MHz ($f_{\text{osc_hi_1}} = 8 \text{ MHz}$, $f_{\text{pll_ref}} = 2 \text{ MHz}$, VDIV multiplier = 48) 	—	1060	—	μA	8
I_{pll}	PLL operating current		—	600	—	μA	
$f_{\text{pll_ref}}$	PLL reference frequency range		2.0	—	4.0	MHz	
$J_{\text{cyc_pll}}$	PLL period jitter (RMS)		—	120	—	ps	9
	<ul style="list-style-type: none"> $f_{\text{vco}} = 48 \text{ MHz}$ $f_{\text{vco}} = 100 \text{ MHz}$ 		—	50	—	ps	
$J_{\text{acc_pll}}$	PLL accumulated jitter over 1 μs (RMS)		—	1350	—	ps	9
	<ul style="list-style-type: none"> $f_{\text{vco}} = 48 \text{ MHz}$ $f_{\text{vco}} = 100 \text{ MHz}$ 		—	600	—	ps	
D_{lock}	Lock entry frequency tolerance		± 1.49	—	± 2.98	%	
D_{unl}	Lock exit frequency tolerance		± 4.47	—	± 5.97	%	

Table continues on the next page...

Table 15. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I _{DDOSC}	Supply current — high-gain mode (HGO=1) <ul style="list-style-type: none"> • 32 kHz • 4 MHz • 8 MHz (RANGE=01) • 16 MHz • 24 MHz • 32 MHz 	—	25	—	μA	1
		—	400	—	μA	
		—	500	—	μA	
		—	2.5	—	mA	
		—	3	—	mA	
		—	4	—	mA	
C _x	EXTAL load capacitance	—	—	—		2, 3
C _y	XTAL load capacitance	—	—	—		2, 3
R _F	Feedback resistor — low-frequency, low-power mode (HGO=0)	—	—	—	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10	—	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	—	—	—	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	—	1	—	MΩ	
R _S	Series resistor — low-frequency, low-power mode (HGO=0)	—	—	—	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	—	200	—	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	—	—	—	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)	—	0	—	kΩ	
V _{pp} ⁵	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	—	V _{DD}	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	—	V _{DD}	—	V	

1. V_{DD}=3.3 V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3. C_x and C_y can be provided by using either integrated capacitors or external components.
4. When low-power mode is selected, R_F is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

6.3.2.2 Oscillator frequency specifications

Table 16. Oscillator frequency specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
f_{osc_lo}	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	—	40	kHz	
$f_{osc_hi_1}$	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	—	8	MHz	
$f_{osc_hi_2}$	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	—	32	MHz	
f_{ec_extal}	Input clock frequency (external clock mode)	—	—	50	MHz	1, 2
t_{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t_{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	—	750	—	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	—	250	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	—	0.6	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	—	1	—	ms	

1. Other frequency limits may apply when external clock is being used as a reference for FLL or PLL.
2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that—it remains within the limits of DCO input clock frequency when divided by FRDIV.
3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal startup time is defined as the time between oscillator being enabled and OSCINIT bit in the MCG_S register being set.

NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

6.3.3 32 kHz oscillator electrical characteristics

6.3.3.1 32 kHz oscillator DC electrical specifications

Table 17. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit
V_{BAT}	Supply voltage	1.71	—	3.6	V
R_F	Internal feedback resistor	—	100	—	$\text{M}\Omega$
C_{para}	Parasitical capacitance of EXTAL32 and XTAL32	—	5	7	pF

Table continues on the next page...

6.4.1.2 Flash timing specifications — commands

Table 20. Flash command timing specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{rd1blk64k}$	Read 1s Block execution time • 64 KB data flash	—	—	0.9	ms	
$t_{rd1blk256k}$	• 256 KB program flash	—	—	1.7	ms	
$t_{rd1sec2k}$	Read 1s Section execution time (flash sector)	—	—	60	μs	1
t_{pgmchk}	Program Check execution time	—	—	45	μs	1
t_{rdrsrc}	Read Resource execution time	—	—	30	μs	1
t_{pgm4}	Program Longword execution time	—	65	145	μs	
$t_{ersblk64k}$	Erase Flash Block execution time • 64 KB data flash	—	58	580	ms	2
$t_{ersblk256k}$	• 256 KB program flash	—	122	985	ms	
t_{ersscr}	Erase Flash Sector execution time	—	14	114	ms	2
$t_{pgmsec512}$	Program Section execution time • 512 bytes flash	—	2.4	—	ms	
$t_{pgmsec1k}$	• 1 KB flash	—	4.7	—	ms	
$t_{pgmsec2k}$	• 2 KB flash	—	9.3	—	ms	
t_{rd1all}	Read 1s All Blocks execution time	—	—	1.8	ms	
t_{rdonce}	Read Once execution time	—	—	25	μs	1
$t_{pgmonce}$	Program Once execution time	—	65	—	μs	
t_{ersall}	Erase All Blocks execution time	—	250	2000	ms	2
t_{vfykey}	Verify Backdoor Access Key execution time	—	—	30	μs	1
$t_{swapx01}$	Swap Control execution time • control code 0x01	—	200	—	μs	
$t_{swapx02}$	• control code 0x02	—	70	150	μs	
$t_{swapx04}$	• control code 0x04	—	70	150	μs	
$t_{swapx08}$	• control code 0x08	—	—	30	μs	
$t_{pgmpart64k}$	Program Partition for EEPROM execution time • 64 KB FlexNVM	—	138	—	ms	
$t_{setramff}$	Set FlexRAM Function execution time: • Control Code 0xFF	—	70	—	μs	
$t_{setram32k}$	• 32 KB EEPROM backup	—	0.8	1.2	ms	
$t_{setram64k}$	• 64 KB EEPROM backup	—	1.3	1.9	ms	
Byte-write to FlexRAM for EEPROM operation						
$t_{eeewr8bers}$	Byte-write to erased FlexRAM location execution time	—	175	260	μs	3

Table continues on the next page...




Figure 8. EzPort Timing Diagram

6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

6.6 Analog

6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 24](#) and [Table 25](#) are achievable on the differential pins ADC_x_DP0, ADC_x_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

6.6.1.1 16-bit ADC operating conditions

Table 24. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V _{DDA}	Supply voltage	Absolute	1.71	—	3.6	V	
ΔV _{DDA}	Supply voltage	Delta to V _{DD} (V _{DD} – V _{DDA})	-100	0	+100	mV	2
ΔV _{SSA}	Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSA})	-100	0	+100	mV	2

Table continues on the next page...

Table 24. 16-bit ADC operating conditions (continued)

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V_{REFH}	ADC reference voltage high		1.13	V_{DDA}	V_{DDA}	V	
V_{REFL}	ADC reference voltage low		V_{SSA}	V_{SSA}	V_{SSA}	V	
V_{ADIN}	Input voltage	<ul style="list-style-type: none"> • 16-bit differential mode • All other modes 	V_{REFL} V_{REFH}	— —	31/32 * V_{REFH} V_{REFH}	V	
C_{ADIN}	Input capacitance	<ul style="list-style-type: none"> • 16-bit mode • 8-bit / 10-bit / 12-bit modes 	— —	8 4	10 5	pF	
R_{ADIN}	Input resistance		—	2	5	kΩ	
R_{AS}	Analog source resistance	13-bit / 12-bit modes $f_{ADCK} < 4$ MHz	—	—	5	kΩ	³
f_{ADCK}	ADC conversion clock frequency	≤ 13-bit mode	1.0	—	18.0	MHz	⁴
f_{ADCK}	ADC conversion clock frequency	16-bit mode	2.0	—	12.0	MHz	⁴
C_{rate}	ADC conversion rate	≤ 13-bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	—	818.330	Ksps	⁵
C_{rate}	ADC conversion rate	16-bit mode No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037	—	461.467	Ksps	⁵

1. Typical values assume $V_{DDA} = 3.0$ V, Temp = 25 °C, $f_{ADCK} = 1.0$ MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1 ns.
4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).

Table 25. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Symbol	Description	Conditions ¹ .	Min.	Typ. ²	Max.	Unit	Notes
E_Q	Quantization error	<ul style="list-style-type: none"> • 16-bit modes • ≤ 13-bit modes 	—	-1 to 0	—	LSB ⁴	
ENOB	Effective number of bits	16-bit differential mode <ul style="list-style-type: none"> • Avg = 32 • Avg = 4 16-bit single-ended mode <ul style="list-style-type: none"> • Avg = 32 • Avg = 4 	12.8 11.9	14.5 13.8	— —	bits bits	6
SINAD	Signal-to-noise plus distortion	See ENOB	$6.02 \times ENOB + 1.76$			dB	
THD	Total harmonic distortion	16-bit differential mode <ul style="list-style-type: none"> • Avg = 32 16-bit single-ended mode <ul style="list-style-type: none"> • Avg = 32 	— —	-94 -85	— —	dB dB	7
SFDR	Spurious free dynamic range	16-bit differential mode <ul style="list-style-type: none"> • Avg = 32 16-bit single-ended mode <ul style="list-style-type: none"> • Avg = 32 	82 78	95 90	— —	dB dB	7
E_{IL}	Input leakage error		$I_{in} \times R_{AS}$			mV	I_{in} = leakage current (refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V_{TEMP25}	Temp sensor voltage	25 °C	706	716	726	mV	8

1. All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$
2. Typical values assume $V_{DDA} = 3.0$ V, Temp = 25 °C, $f_{ADCK} = 2.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
4. 1 LSB = $(V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.




Figure 13. Typical hysteresis vs. Vin level ($VDD = 3.3$ V, PMODE = 1)

6.6.3 12-bit DAC electrical characteristics

6.6.3.1 12-bit DAC operating requirements

Table 27. 12-bit DAC operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DDA}	Supply voltage	1.71	3.6	V	
V_{DACP}	Reference voltage	1.13	3.6	V	1
T_A	Temperature	Operating temperature range of the device			°C
C_L	Output load capacitance	—	100	pF	2
I_L	Output load current	—	1	mA	

1. The DAC reference can be selected to be V_{DDA} or the voltage output of the VREF module (VREF_OUT)
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC

6.8.1 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 33. Master mode DSPI timing (limited voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	—	25	MHz	
DS1	DSPI_SCK output cycle time	$2 \times t_{BUS}$	—	ns	
DS2	DSPI_SCK output high/low time	$(t_{SCK}/2) - 2$	$(t_{SCK}/2) + 2$	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	$(t_{BUS} \times 2) - 2$	—	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	$(t_{BUS} \times 2) - 2$	—	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	—	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	15	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	

1. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
2. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].




Figure 16. DSPI classic SPI timing — master mode

Table 34. Slave mode DSPI timing (limited voltage range)


Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		12.5	MHz
DS9	DSPI_SCK input cycle time	$4 \times t_{BUS}$	—	ns

Table continues on the next page...

Table 35. Master mode DSPI timing (full voltage range) (continued)

Num	Description	Min.	Max.	Unit	Notes
DS4	DSPI_SCK to DSPI_PCSn invalid delay	$(t_{BUS} \times 2) - 4$	—	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	—	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-4.5	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	20.5	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
3. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].

**Figure 18. DSPI classic SPI timing — master mode****Table 36. Slave mode DSPI timing (full voltage range)**

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	—	6.25	MHz
DS9	DSPI_SCK input cycle time	$8 \times t_{BUS}$	—	ns
DS10	DSPI_SCK input high/low time	$(t_{SCK}/2) - 4$	$(t_{SCK}/2) + 4$	ns
DS11	DSPI_SCK to DSPI_SOUT valid	—	20	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	—	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven	—	19	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	19	ns




Figure 19. DSPI classic SPI timing — slave mode

6.8.3 I²C switching specifications

See [General switching specifications](#).

6.8.4 UART switching specifications

See [General switching specifications](#).

6.8.5 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.


Table 37. I²S/SAI master mode timing

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I ² S_MCLK cycle time	40	—	ns
S2	I ² S_MCLK (as an input) pulse width high/low	45%	55%	MCLK period
S3	I ² S_TX_BCLK/I ² S_RX_BCLK cycle time (output)	80	—	ns
S4	I ² S_TX_BCLK/I ² S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I ² S_TX_BCLK/I ² S_RX_BCLK to I ² S_TX_FS/I ² S_RX_FS output valid	—	15	ns
S6	I ² S_TX_BCLK/I ² S_RX_BCLK to I ² S_TX_FS/I ² S_RX_FS output invalid	0	—	ns
S7	I ² S_TX_BCLK to I ² S_TXD valid	—	15	ns

Table continues on the next page...

Table 37. I2S/SAI master mode timing (continued)

Num.	Characteristic	Min.	Max.	Unit
S8	I2S_TX_BCLK to I2S_RXD invalid	0	—	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	25	—	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns

**Figure 20. I2S/SAI timing — master modes****Table 38. I2S/SAI slave mode timing**

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	—	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	10	—	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	—	ns
S15	I2S_TX_BCLK to I2S_RXD/I2S_TX_FS output valid	—	29	ns
S16	I2S_TX_BCLK to I2S_RXD/I2S_TX_FS output invalid	0	—	ns
S17	I2S_RXD setup before I2S_RX_BCLK	10	—	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_RXD output valid ¹	—	21	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

Table 41. Revision History

Rev. No.	Date	Substantial Changes
1	6/2012	Alpha customer release.
1.1	6/2012	In Table 6, "Power consumption operating behaviors", changed the units of I_{DD_VLLS2} , I_{DD_VLLS1} , I_{DD_VLLS0} , and I_{DD_VBAT} from nA to μ A.
2	7/2012	<ul style="list-style-type: none"> • Updated section "Power consumption operating behaviors". • Updated section "Flash timing specifications — program and erase". • Updated section "Flash timing specifications — commands". • Removed the 32K ratio from "Write endurance" in section "Reliability specifications". • Updated IDD_{STBY} maximum value in section "VREG electrical specifications". • Added the charts in section "Diagram: Typical IDD_RUN operating behavior".
3	8/2012	<ul style="list-style-type: none"> • Updated section "Power consumption operating behaviors". • Updated section "EMC radiated emissions operating behaviors". • Updated section "MCG specifications". • Added applicable notes in section "Signal Multiplexing and Pin Assignments".
4	8/2013	<ul style="list-style-type: none"> • Updated section "Power consumption operating behaviors" • Updated section "MCG specifications" • Updated section "16-bit ADC operating conditions" • Added section "Small package marking"