# E. Semiconductor Corporation - ISPLSI 1016EA-100LT44 Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

#### Details

Product Status	Obsolete		
Programmable Type	In System Programmable		
Delay Time tpd(1) Max	10 ns		
Voltage Supply - Internal	4.75V ~ 5.25V		
Number of Logic Elements/Blocks	16		
Number of Macrocells	64		
Number of Gates	2000		
Number of I/O	32		
Operating Temperature	0°C ~ 70°C (TA)		
Mounting Type	Surface Mount		
Package / Case	44-TQFP		
Supplier Device Package	44-TQFP (10x10)		
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/isplsi-1016ea-100lt44		

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## PCB Layout Recommendations for Leaded Packages

October 2013

**Technical Note TN1257** 

#### Introduction

This document provides general PCB layout guidance for Lattice QFP (Quad Flat Package) and QFN (Quad Flat No Lead) products. Table 1 below lists the common nomenclature for different types of packages. As it is anticipated that users may have specific PCB design rules and requirements, the recommendations made herein should be considered as reference guidelines only.

When designing a PCB for a QFN or QFP package, the following primary factors can affect the successful package mounting on the board:

- Perimeter Land Pad and Trace Design
- Stencil design
- Type of vias
- Board thickness
- Lead finish on the package
- Surface finish on the board
- Type of solder paste
- Reflow profile

#### Table 1. Leaded Package Types

Package Type	Description
QFN	Quad Flat No Lead. Plastic package with flat lead frame base coplanar along its bottom side.
DR-QFN	Dual Row-Quad Flat No Lead. QFN package that has two row staggered contacts.
QFP	Quad Flat Package. Plastic package with "gull wing" leads extending from four sides of the body.
PQFP	Plastic Quad Flat Package. QFP with body thickness from 2.0mm and above.
TQFP	Thin Quad Flat Package. QFP with thin body profile typical at 1.40mm and 1.0mm.


© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### Perimeter Land Pad and Trace Design

In several published QFN tests, trace cracking was observed during board-level drop and bend tests. The reported trace cracking usually occurred at the edge of the solder mask opening around the metal pad. To avoid this failure mode, widen the trace under the solder mask edge so that it is wider than the remainder of the trace as shown in Figure 1. Depending on the reliability requirements, the wider part of the trace might need to be as wide as 50 to 75% of the metal pad width.





Non-solder mask defined (NSMD) pads are recommended for dual-row QFN packages, because the copper etching process has tighter control than the solder masking process and improves the reliability of the solder joints.

### **Stencil Design for Perimeter Land Pads**

For reliable solder joints on dual-row QFN packages, pay extra attention because of the small land surface area and the sole reliance on printed solder paste on the PCB surface. Special considerations are needed in stencil design and paste printing for both perimeter lands. Because the surface mount process varies from company to company, careful process development is recommended. The following section provides some guidelines for stencil design based on industry experience.

The optimum and reliable solder joints on the perimeter pads have about 50 to 70 ?m (2 to 3 mils) standoff height. Tightly control the stencil aperture tolerance because these tolerances can effectively reduce the aperture size. Area ratios of 0.66 and aspect ratios of 1.5 were never exceeded. The land pattern on the PCB should be 1:1 to the land pads on QFN package.


Stencil thickness of 0.125 mm is recommended for 0.5 mm dual-row QFN packages. A laser-cut stainless steel stencil with electro-polished trapezoidal walls is recommended to improve the paste release. Lattice recommendes that no-clean, Type 3 or Type 4 paste be used for mounting QFN packages. Nitrogen purge is also recommended during reflow.



### **Reflow Profile**

Reflow profile and peak temperature have a strong influence on void formation. Lattice strongly recommends that users follow the profile recommendation of the paste suppliers, since this is specific to the requirements of the flux formation. However, the following profile, as shown in Figure 2, serves as a general reference for Lattice QFN devices.

#### Figure 2. Typical Pb-Free Solder Flow



### **QFP and QFN Board Layout Recommendations**

Lattice Semiconductor provides pre-designed layout examples for the various package options as listed in Table 2. Some package layout examples provide different options depending on design and cost goals. For instance, layout example includes all the programmable I/O pins but requires more total layers. An alternate layout uses fewer layers but provides few user I/O pins.

Package Code	Pitch (mm)	iCE40 Family Offerings	Max. I/Os	SMD/ NSMD	Total Layers	Signal Layers	Pad Size (mm)	Solder Mask (mm)	Via Drill (mil)	Via Size (mil)	Trace Width (mil)	Trace Space (mil)
QN84	0.50	LP	67	NSMD	1	1	0.4 x 0.22	0.502 x 0.322	N/A	N/A	4	3.5
VQ100	0.50	HX	72	NSMD	4	1	0.30	0.452	5	10	5	5
TQ144	0.50	HX	107	NSMD	4	1	0.30 x 1.6	0.452 x 1.75	24	12	8	8

Table 2. Package Layout Example Summary

All the examples assume that each I/O bank and the SPI bank each uses a different I/O voltage. In the layout examples for a reduced number of layers, all the mandatory pins connections are routed out, including connections such as the VPP\_2V5 and the SPI connections. The PLL pins are also routed out on the packages that support PLLs.

#### Free Allegro Viewer

If you do not already have a PCB board design software package but would like to view the files, simply download and install the free Allegro viewer software available from Cadence.

#### Free Cadence Allegro Physical Viewer Downloads

www.cadence.com/products/pcb/Pages/downloads.aspx



### QN84 Quad-Flat No Lead Package

Leadless Quad Flat Pack (QFN) packages are plastic-encapsulated with a copper lead frame substrate, providing a robust, low-cost solution for small form factor applications such as mobile handsets and other battery operated consumer products. Dual-row QFN packages have interstitial, staggered contacts. The inner row is offset 0.5 mm, resulting in a compact design that does not exceed the surface mount technology (SMT) capability of a typical 0.5 mm pitch surface-mount process.

For applications that require 67 PIO pins or less and a few board layers, the QN84 package uses somewhat aggressive layout rules, as shown in Table 4. The single layer is shown in Figure 3.

The underside metal die paddle thermal pad is at Ground potential. It is designed to remove heat from the package and enhance electrical performance. Although the low-power iCE40 mobile FPGA family generates little heat, the extra ground connection enhances overall signal integrity.

Instead of one solid solder pad for the die paddle, multiple smaller openings in the solder paste stencil are used, as shown in Table 3. This technique helps reduce voids, splattering, and solder balling).

Table 3. Solder Stencil Patterns for Thermal Pad

Stencil Pattern		
Dimensions	1.5 mm diameter circles at 1.6 mm pitch	1.35 x 1.35 mm squares at 1.65 mm pitch
Solder Paste Coverage	37%	68%


For additional information on the QN84 package, see the application note AN016 <u>Dual-Row QFN Package Assembly and PCB Layout Guidelines</u>.

Table 4. QN84, Single-Layer Layout Dimensions

Specification	Dime	ension
Layers		1
Pad Size	0.4 x 0.22 mm	15.748 x 8.6614 mils
Pad Solder Mask	0.502 x 0.322 mm	19.7638 x 8.6614 mils
Via Size (Drill)	None required	None required
Via Size (Pad)	None required	None required
Trace Width	0.1016 mm	4 mils
Trace Spacing	0.889 mm	3.5 mils




#### Figure 3. QN84 Layout




For multilayer routing, Figure 4 shows the suggested board layout for the QN84 package on a top layer of a printed circuit board, assuming NSMD solder mask rules. The labeled dimensions are listed in Table 5. Figure 5 shows the suggested layout if pads are connected on inner layers.









#### Table 5. QN84, Multi-Layer Layout Dimensions

Specification	Symbol	Dimension
Component Land Pad Diameter	SMD	0.300mm
Solder Land Diameter	SL	0.300mm
Solder Mask Opening Diameter	SM	0.425mm
Solder Land to Solder Land	LL	0.075mm
Solder Mask Overlap	SO	0.0625mm
Package Pin Pitch		0.500mm
Solder Land Pitch	BL	0.650mm
Line Width between Via Outside and Via Land	LW1	0.127mm
Line Width between Via and Via Land	LW2	0.100mm
Line to Via Land	LV	0.050 – 0.100mm
Via Land Diameter	OVL	0.250 – 0.400mm
Via Opening Diameter	ОТН	0.100 – 0.250mm



#### Figure 6. Top Layer




Figure 8. Power Layer




Figure 7. Ground Layer





Figure 9. Bottom Layer





### VQ100 Quad-Flat Package

For applications that require 72 PIO pins or less and where board space is not the primary concern, the VQ100 package is the best option. The VQ100 package has the easiest layout and uses very common, low-cost PCB dimensions, as shown in Table 6. All the pins connect on the top layer, shown in Figure 10. The power layer, shown in Figure 12, supports four different I/O bank voltages plus the core VCC voltage. The SPI\_VCC and VPP\_2V5 power rails are connected on the top layer.

#### Table 6. VQ100, Four-Layer Layout Dimensions

Specification	Dime	ension	
Layers	4		
Pad Size	0.30 mm	11.8110 mils	
Pad Solder Mask	0.452 mm	17.7953 mils	
Via Size (Drill)	0.127 mm	5 mils	
Via Size (Pad)	0.254 mm	10 mils	
Trace Width	0.127 mm	5 mils	
Trace Spacing	0.127 mm	5 mils	

Figure 10. Top Layer




Figure 12. Power Layer




Figure 11. Inner Layer





Figure 13. Ground Layer






### **TQ144 Quad-Flat Package**

For applications that require 104 PIO pins or less and where board space is not the primary concern, the VQ100 package is the best option. The TQ144 package has the easiest layout and uses very common, low-cost PCB dimensions, as shown in Table 7. All the pins connect on the top layer, shown in Figure 14. The power layer, shown in Figure 16, supports four different I/O bank voltages plus the core VCC voltage. The SPI\_VCC and VPP\_2V5 power rails are connected on the top layer.


#### Table 7. TQ144, Four-Layer Layout Dimensions

Specification	Dim	ension	
Layers	4		
Pad Size	0.30 x 1.6 mm	11.8110 x 63.00 mils	
Pad Solder Mask	0.45 x 1.75 mm	17.7165 x 68.90 mils	
Via Size (Drill)	0.3048 mm	12 mils	
Via Size (Pad)	0.6096 mm	24 mils	
Trace Width	0.2032 mm	8 mils	
Trace Spacing	0.2032 mm	8 mils	

Figure 14. Top Layer













Figure 17. Ground Layer






### **PCB Solder Land Patterns**


(Dimensions in Millimeters)

#### Figure 18. QFN Footprints





#### Figure 19. QFP Footprints



### **Thermal Pad**

For maximum package thermal dissipation, it is recommended that the QFN Thermal Pad be soldered directly to the user PCB. In order to reduce solder bridging, the stencil pattern for the Thermal Pad should utilize a 'checker-board' (cross-hatch) pattern which dispenses solder over 75% of the Thermal Pad area as shown in Figure 20.

Figure 20. Thermal Pad


THERMAL PAD

EXAMPLE CROSS-HATCH PATTERN



### Lead Finger Details

Figure 21. Lead Finger Details






### Advantages and Disadvantages of QFP and QFN Packaging

One of the key benefits of QFPs is the exposed lead extending out from the package ends. This enables capability to inspect the solder joints physically, even without the use of x-ray machines. The electrical connections from internal wirebonds are connected to the leads without routing loops. This offers good electrical characteristics of the package. Also, PCB signal routes will not be complex compared with BGAs. Consequently, the package is known for only having peripheral leads which limits the I/O count. In terms of dimensions the gull-wing leads are prone to deformation; also the lead pitch is small so as the gap in between requiring tighter tolerances in assembly to prevent solder bridging.

QFN package offers direct connection from its internal wirebond pads onto the PCB surface without any looping traces which offers reduced lead inductance and good electrical performance. The exposed pad or paddle feature gives better thermal path and reliability compared with other packaging technology. These features make the QFN the best choice for small footprint applications. On the other hand, due to its wide exposed pad area and light weight body however makes it easy to buoy up itself on the molten solder during solder reflow. This makes the unit to drift off and affect the contact alignment to the PCB pads.



#### Figure 22. Misalignment of BGA Balls vs. QFP Leads

### **Other References**

• IPC-7351A Generic Requirements for Surface Mount Design and Land Pattern Standard

### Use at Your Own Risk

Successful printed circuit manufacturing requires frequent communication with the printed circuit assembly house during design and layout. The examples shown here may or may not produce a successful or manufacturable design at your assembly house. Please review your iCE40 layout with your printed circuit assembly house before committing to a production run.



### **PCB Design Support**

Lattice provides a collection of PCB design resources at <u>www.latticesemi.com/support/pcbdesignsupport.cfm</u> including schematic libraries, PCB CAM viewers, technical notes, and BGA breakout and routing examples.

### **Technical Support Assistance**

e-mail: <u>techsupport@latticesemi.com</u> Internet: <u>www.latticesemi.com</u>

### **Revision History**

Date	Version	Change Summary
July 2012	01.0	Initial release.
July 2012	01.1	Included 84 QFN package.
February 2013	01.2	Included iCE40 VQ100 and TQ144 packages.
October 2013	01.3	Changed document title from "PCB Layout Recommendations for QFN Packages" to "PCB Layout Recommendations for Leaded Packages".
		Included QN84 package details.
		Rearranged the order of sections.
		Added information to Introduction section.
		<ul> <li>Added the following sections:</li> <li>Perimeter Land Pad and Trace Design, Stencil Design for Perimeter Land Pads</li> <li>Reflow Profile</li> <li>Advantages and Disadvantages of QFP and QFN Packaging</li> <li>References</li> </ul>
		Updated Technical Support Assistance information.