



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Betano	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21262snfp-x6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RENESAS

R8C/26 Group, R8C/27 Group SINGLE-CHIP 16-BIT CMOS MCU

1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C CPU core, and are packaged in a 32-pin molded-plastic LQFP. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Furthermore, the R8C/27 Group has on-chip data flash (1 KB \times 2 blocks).

The difference between the R8C/26 Group and R8C/27 Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer products, automotive, etc.



CPU	Item Number of fundamental	Specification 89 instructions
CPU		
	instructions	
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version) (25 so (f(XIN)) = 40 MHz + 100 so = 2.0 to 5.5 V) (f(x) sortion)
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 2.3 to 5.5 V) (NL D version)
	Operating mode	200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
Daniah anal	Memory capacity	Refer to Table 1.4 Product Information of R8C/27 Group
Peripheral	Ports	I/O ports: 25 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel
		Timer RB: 8 bits × 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits × 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function
	O a ni a l in ta nf	(For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1)
		Clock synchronous serial I/O, UART
	Clock synchronous	1 channel
	serial interface	I ² C bus Interface ⁽¹⁾
		Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler)
		Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources,
		Software: 4 sources, Priority levels: 7 levels
	Clock generation	3 circuits
	circuits	 XIN clock generation circuit (with on-chip feedback resistor)
		 On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has a frequency adjustment function
		 XCIN clock generation circuit (32 kHz) (N, D version)
		Real-time clock (timer RE) (N, D version)
	Oscillation-stopped	XIN clock oscillation stop detection function
	detector	2
	Voltage detection circuit	On-chip
	Power-on reset circuit	On-chip
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Characteristics		VCC = $3.0 \text{ to } 5.5 \text{ V} (f(XIN) = 16 \text{ MHz}) (K \text{ version})$
		VCC = 2.7 to 5.5 V ($f(XIN) = 10 \text{ MHz}$)
	-	VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	(N, D version)	Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
		Typ. 2.0 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
		Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Flash Memory	Programming and	VCC = 2.7 to 5.5 V
	erasure voltage	
	Programming and	10,000 times (data flash)
	erasure endurance	1,000 times (program ROM)
Operating Ambie	ent Temperature	-20 to 85°C (N version)
		-40 to 85°C (D, J version) ⁽²⁾ , -40 to 125°C (K version) ⁽²⁾
Package		32-pin molded-plastic LQFP

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.

2. Specify the D, K version if D, K version functions are to be used.

RENESAS

1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).



Figure 1.4 Pin Assignments (Top View)

3. Memory

3.1 R8C/26 Group

Figure 3.1 is a Memory Map of R8C/26 Group. The R8C/26 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



Figure 3.1 Memory Map of R8C/26 Group



3.2 R8C/27 Group

Figure 3.2 is a Memory Map of R8C/27 Group. The R8C/27 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



Figure 3.2 Memory Map of R8C/27 Group

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Eh	Watchdog Timer Control Register	WDC	00X1111b
0010h	Address Match Interrupt Register 0	RMADO	00h
0011h			00h
0012h	-		00h
0012h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0014h	Address Match Interrupt Register 1	KINADI	00h
0016h	_		00h
0010h			0011
0017h			
0018h			
0019h			
001An			
001Bh	Count Source Directorian Mode Register	CSPR	00h
00101	Count Source Protection Mode Register	COFR	
			1000000b ⁽²⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4 ⁽³⁾	FRA4	When shipping
002Ah			
002Bh	High-Speed On-Chip Oscillator Control Register 6 ⁽³⁾	FRA6	When shipping
002Ch	High-Speed On-Chip Oscillator Control Register 7 ⁽³⁾	FRA7	When shipping
002Dh			
002Dh 002Eh			

Table 4.1 SFR Information (1)⁽¹⁾

X: Undefined NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. The CSPROINI bit in the OFS register is set to 0.

3. In J, K version these regions are reserved. Do not access locations in these regions.

Address Symbol After reset 0140h	0140h 0141h 0142h 0143h 0144h 0145h 0146h	Register	Symbol	After reset
0141h	0141h 0142h 0143h 0144h 0145h 0146h			
0142h	0142h 0143h 0144h 0145h 0146h			
0143h 0144h 0145h 0147h 0148h 0148h 0148h 0148h 0148h 0148h 0142h 015h	0143h 0144h 0145h 0146h			
0144h 0145h 0144h 0147h 0148h 0148h 0148h 0148h 0148h 0148h 0142h 0147h 0147h 0147h 0158h	0144h 0145h 0146h			
0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0142h 0144h 015h 015sh 015sh 015bh 015bh 015bh 015bh 015bh 015bh 015bh 0162h	0145h 0146h			1
0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0142h 0144h 015h 015sh 015sh 015bh 015bh 015bh 015bh 015bh 015bh 015bh 0162h	0145h 0146h			
0148h 0148h 0148h 0148h 0148h 0148h 0142h 0142h 0142h 0142h 0142h 014Fh 015h 015h 015h 015h 015h <	0146h			
0147n 0148h 0148h 0148h 0148h 0148h 0148h 0142h 0142h 0142h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0158h 0158h 0158h 0158h 0158h 0158h 0152h 0152h 0152h 0152h 0152h 0152h 0152h 0152h 0152h				
0148h 0144h 0144h 0144h 0142h 0142h 0142h 0142h 0142h 0142h 0144h 0145h 015h 015h<	0147h			
0143h 0153h 0153h 0153h 0153h 0153h 0153h 0153h 0153h 0153h 0158h 0168h 0168h				
014Ah 014Ah 014Ah 014Ah 014Ah 014Ah 014Ah 014Ah 015Ah	0149h			
0142h 0142h 0142h 0142h 0142h 0142h 0153h 0158h	014Ah			4
014Ch 014Ah 014Ah 014Ah 015h 016h 016h 016h 016h 016h 016h 016h 016h 016h	014Rh			
014bh	014Dh			
014Fh 015h 016h	01401			
014Ph	014Dh			
0150h	014Eh			
0151h				
0152h				
0153h 0155h 0155h 0156h 0157h 0158h 0167h 0168h 0170h				
0154h 0155h 0157h 0157h 0158h 0169h 0161h 0162h 0168h				
0155h 0155h 0157h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0159h 0159h 0158h 0158h 0158h 0158h 0160h 0161h 0162h 0163h 0164h <td< th=""><th></th><th></th><th></th><th></th></td<>				
0155h 0155h 0157h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0159h 0159h 0158h 0158h 0158h 0158h 0160h 0161h 0162h 0163h 0164h <td< th=""><th>0154h</th><th></th><th></th><th></th></td<>	0154h			
0157h	0155h			
0157h 0158h 0159h 015Ah 015Bh 015Ch 015Dh 015Eh 015Fh 015Fh 0160h 0161h 0162h 0163h 0163h 0168h 0168h <td< th=""><th>0156h</th><th></th><th></th><th></th></td<>	0156h			
0158h	0157h		1	
0159h			1	
015Ah 015Bh 015Dh 015Dh 015Dh 015Fh 016Ch 016Ch 016Th 016Bh 016Bh 016Bh 016Dh 016Dh 016Dh 016Dh 016Dh 016Dh 016Dh 017Dh 017Th <td< th=""><th></th><th></th><th></th><th></th></td<>				
015Ch				
015Ch 015Dh 015Fh 0160h 0161h 0162h 0163h 0163h 0163h 0163h 0163h 0166h 0166h 0168h 0168h 0168h 0168h 0168h 0168h 0168h 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Ch 016Eh 0170h 0170h 0172h 0172h 0173h 0174h	015Rh			
015Dh 015Fh 0160h 0161h 0162h 0163h 0163h 0163h 0163h 0163h 0163h 0166h 0166h 0167h 0168h 0168h 0168h 0168h 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Ch 016Ch 0170h 0177h 0177h 0177h 0177h 0177h 0177h 0178h 0178h <th></th> <th></th> <th></th> <th></th>				
015Eh	01501			
015Fh 0160h 0161h 0162h 0163h 0163h 0163h 0165h 0166h 0166h 0166h 0168h 0168h 0168h 0168h 0168h 0168h 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 0170h 0170h 0170h 0177h 0177h 0177h 0177h 0178h 0178h 0178h <th></th> <th></th> <th></th> <th></th>				
0160h 0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 0168h 0168h 0168h 0168h 016Bh 016Bh 016Ch 016Dh 016Eh 016Fh 016Fh 0170h 0172h 0172h 0173h 0175h 0177h 0178h 0178h 0178h				
0161h 0162h 0163h 0164h 0165h 0166h 0166h 0167h 0168h 016Ch 016Ch 016Eh 016Eh 0170h 0170h 0172h 0173h 0173h 0177h 0177h 0177h 0177h 0178h 0179h <th></th> <th></th> <th></th> <th></th>				
0162h				
0163h				
0164h				
0165h				
0166h				
0167h 0168h 0169h 016Ah 016Ah 016Bh 016Ch 016Ch 016Ch 016Ch 016Fh 016Fh 0170h 0177h 0172h 0173h 0175h 0177h 0178h 0179h 0179h				
0168h 0169h 016Ah 016Bh 016Bh 016Ch 016Dh 016Eh 016Fh 016Fh 016Fh 0170h 0177h 0173h 0173h 0175h 0176h 0177h 0178h 0179h 0179h				
0169h	0167h			
0169h	0168h			
016Ah	0169h			
016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0175h 0175h 0177h 0178h 0178h 0178h 0179h 0179h				
016Ch	016Bh			
016Dh 016Eh 016Fh 0170h 0170h 0171h 0172h 0173h 0174h 0175h 0175h 0175h 0176h 0177h 0178h 0179h 0179h				
016Eh	016Dh			
016Fh				
0170h	016Eh			
0171h				
0172h				
0173h				ļ
0174h				
0175h				
0176h				
0177h				
0177h				
0179h 017Ah 017Ah	0177h			
0179h 017Ah 017Ah	0178h			
017Ah			İ	
			1	t
				1
017Ch				ł
017Dh				l
017Eh				ļ
	017Fh			

Table 4.6SFR Information (6)⁽¹⁾

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Cumphiel		Parameter	Conditions	Standard			11.2
Symbol		Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Resolution		Vref = AVCC	-	-	10	Bits
-	Absolute	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μs
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μs
Vref	Reference voltag	e		2.2	-	AVcc	V
VIA	Analog input volta	age ⁽²⁾		0	-	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVcc = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	Vref = AVcc = 2.7 to 5.5 V	1	-	10	MHz
		Without sample and hold	Vref = AVcc = 2.2 to 5.5 V	0.25	-	5	MHz
		With sample and hold	Vref = AVcc = 2.2 to 5.5 V	1	-	5	MHz

Table 5.3 A/D Converter Characteristics

NOTES:

1. AVcc = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Figure 5.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	/lin. Typ. Max		Unit
-	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	-	-	times
-	Byte program time (program/erase endurance \leq 1,000 times)		-	50	400	μS
-	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS
-	Block erase time (program/erase endurance \leq 1,000 times)		-	0.2	9	S
-	Block erase time (program/erase endurance > 1,000 times)		-	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97 + CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	_	ns
-	Time from suspend until program/erase restart		-	_	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.2	-	5.5	V
_	Program, erase temperature		-20 ⁽⁸⁾		85	°C
-	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	-	year

Table 5.5	Flash Memory (Data flash Block A, Block B) Electrical Characteristics ⁽⁴⁾	I)
-----------	--	----

NOTES

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. -40°C for D version.

9. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Condition		Standard		Unit
Symbol	Falameter	Condition	Min.	Тур.	Max.	
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	$\label{eq:VCC} \begin{array}{l} \mbox{Vcc} = 4.75 \mbox{ to } 5.25 \mbox{ V} \\ \mbox{0}^{\circ}\mbox{C} \leq \mbox{Topr} \leq 60^{\circ}\mbox{C}^{(2)} \end{array}$	39.2	40	40.8	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 3.0 \ to \ 5.5 \ V \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)} \end{array}$	38.8	40	41.2	MHz
		$V_{CC} = 3.0 \text{ to } 5.5 \text{ V}$ -40°C \leq Topr \leq 85°C ⁽²⁾	38.4	40	41.6	MHz
		Vcc = 2.7 to 5.5 V -20°C \leq Topr \leq 85°C ⁽²⁾	38	40	42	MHz
		Vcc = 2.7 to 5.5 V -40°C ≤ Topr ≤ 85°C ⁽²⁾	37.6	40	42.4	MHz
		$V_{CC} = 2.2 \text{ to } 5.5 \text{ V}$ -20°C \leq Topr \leq 85°C ⁽³⁾	35.2	40	44.8	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 2.2 \ to \ 5.5 \ V \\ -40^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(3)} \end{array}$	34	40	46	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 5.0 \ V \pm 10\% \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)} \end{array}$	38.8	40	40.8	MHz
		$Vcc = 5.0 V \pm 10\%$ -40°C ≤ Topr ≤ 85°C ⁽²⁾	38.4	40	40.8	MHz
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	-	36.864	-	MHz
	correction value in FRA7 register is written to FRA1 register ⁽⁴⁾	$V_{CC} = 3.0 \text{ to } 5.5 \text{ V}$ -20°C \leq Topr \leq 85°C	-3%	-	3%	%
-	Value in FRA1 register after reset		08h ⁽³⁾	-	F7h ⁽³⁾	-
-	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	-	MHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μΑ

Table 5.10	High-speed On-Chip Oscillator Circuit Electrical Characteristics
------------	--

NOTES:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. These standard values show when the FRA1 register value after reset is assumed.

3. These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.

4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	15	-	μA

NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.12 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition -	Standard			Unit
			Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	-	2000	μs
td(R-S)	STOP exit time ⁽³⁾		-	_	150	μS

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and T_{opr} = 25°C.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.



Symbol	bol Parameter		Parameter Condition		Standard			Unit
Symbol	Fala	ameter	Condition		Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P1_0 to P1_7, Iон = -1 mA ХОИТ			Vcc - 0.5	_	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Іон = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	_	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA		-	_	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 5 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	-	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	_	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3	V	_	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3	V	-	_	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3	V	66	160	500	kΩ
Rfxin	Feedback resistance	XIN			—	3.0	_	MΩ
Rfxcin	Feedback resistance	XCIN			_	18	_	MΩ
Vram	RAM hold voltage		During stop mode	9	1.8	-	-	V

NOTE:

1. Vcc = 2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.29Electrical Characteristics (6) [Vcc = 2.2 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol Parameter		Condition		Standard			Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.5	-	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	-	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	3.5	-	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	100	230	μΑ
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	-	100	230	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	-	25	_	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	22	60	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	20	55	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.0	_	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	1.8	_	μA
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.7	3.0	μA
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μA

RENESAS

Cumhal	Parameter	Conditions		Unit		
Symbol	Faranielei	ameter Conditions		Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾	R8C/26 Group	100 ⁽³⁾	-	-	times
		R8C/27 Group	1,000 ⁽³⁾	-	-	times
-	Byte program time		-	50	400	μS
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until		-	-	97 + CPU clock	μS
	suspend				× 6 cycles	
_	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		-	_	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	_	year

Table 5.37 Flash Memory (Program ROM) Electrical Characteristics

NOTES: 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.



Figure 5.24 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)

RENESAS

Table 5.46 Ti	iming Requirements	of I ² C bus Interface ⁽¹⁾
---------------	--------------------	--

Symbol	Parameter	Condition	Sta	Unit		
Symbol	Parameter	neter Condition		Тур.	Max.	
tSCL	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns
t SCLH	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns
tSCLL	SCL input "L" width		5tcyc + 500 ⁽²⁾	-	_	ns
tsf	SCL, SDA input fall time		-	-	300	ns
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc ⁽²⁾	ns
tbuf	SDA input bus-free time		5tcyc ⁽²⁾	-	-	ns
t STAH	Start condition input hold time		3tcyc ⁽²⁾	-	-	ns
t STAS	Retransmit start condition input setup time		3tCYC ⁽²⁾	-	-	ns
t STOP	Stop condition input setup time		3tcyc ⁽²⁾	-	-	ns
tsdas	Data input setup time		1tcyc + 20 ⁽²⁾	-	-	ns
t SDAH	Data input hold time		0	-	-	ns

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85° C (J version) / -40 to 125° C (K version), unless otherwise specified.

2. 1tcyc = 1/f1(s)



Figure 5.26 I/O Timing of I²C bus Interface

Symbol	Parameter		Conditio	2	Standard			Unit
Symbol	Fai	ameter	Condition		Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except XOUT	Iон = -5 mA		Vcc - 2.0	-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	-	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	-	Vcc	V
Vol	Output "L" voltage	Except XOUT	IOL = 5 mA	•	-	-	2.0	V
			IoL = 200 μA		-	-	0.45	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	-	2.0	V
			Drive capacity LOW	IoL = 500 μA	-	-	2.0	V
Vt+-Vt-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current	•	VI = 5 V, Vcc = 5V		_	-	5.0	μA
lı∟	Input "L" current		VI = 0 V, $Vcc = 5V$		-	-	-5.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5V		30	50	167	kΩ
Rfxin	Feedback resistance	XIN			-	1.0	-	MΩ
Vram	RAM hold voltage	•	During stop mode		2.0	-	-	V

Table 5.47 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), f(XIN) = 20 MHz, unless otherwise specified.

Symbol	Parameter		Condition		Standard			Unit
Symbol	Fdia	ameter	Cond	Condition		Тур.	Max.	Unit
Vон	Output "H" voltage	Except XOUT	Іон = -1 mA		Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	_	Vcc	V
Vol	Output "L" voltage	Except XOUT	lo∟ = 1 mA		-	-	0.5	V
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	Io∟ = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0,CLK1, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3	V	_	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3	V	_	-	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3	V	66	160	500	kΩ
Rfxin	Feedback resistance	XIN			-	3.0	-	MΩ
VRAM	RAM hold voltage	•	During stop mode	e	2.0	-	-	V

Table 5.53 Electrical Characteristics (3) [Vcc = 3 V]

NOTE:

1. Vcc = 2.7 to 3.3 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.



Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.55 XIN Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XIN)	XIN input cycle time		-	ns	
twh(xin)	XIN input "H" width	40	-	ns	
twl(XIN)	XIN input "L" width	40	-	ns	



Figure 5.31 XIN Input Timing Diagram when Vcc = 3 V

Table 5.56 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	-	ns	
twh(traio)	TRAIO input "H" width	120	-	ns	
twl(traio)	TRAIO input "L" width	120	-	ns	



Figure 5.32 TRAIO Input Timing Diagram when Vcc = 3 V

REVISION HISTORY

R8C/26 Group, R8C/27 Group Datasheet

Davi	Dete		Description
Rev.	Date	Page	Summary
1.00	Nov 08, 2006	27	Table 5.9, Figure 5.3 revised and Table 5.10 deleted
		28	Table 5.10, Table 5.11 revised
		34	Table 5.15 revised
		35	Table 5.16 revised
		36	Table 5.17 revised
		39	Table 5.22 revised
		40	Table 5.23 revised
		44	Table 5.29 revised
		47	Package Dimensions; "Diagrams showing the latestwebsite." added
1.10	Nov 29, 2006	All pages	"J, K version" added
		1	1 "J and K versions are under developmentnotice." added 1.1 revised
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 NOTE3 added
		5	Table 1.3, Figure 1.2 revised
		6	Table 1.4, Figure 1.3 revised
		7	Figure 1.4 NOTE3 added
		8	Table 1.5 revised
		9	Table 1.6 NOTE2 added
		13	Figure 3.1 revised
		14	Figure 3.2 revised
		15	Table 4.1; "0000h to 003Fh" → "0000h to 002Fh" revised • NOTE3 added
		16	Table 4.2; "0040h to 007Fh" \rightarrow "0030h to 007Fh" revised • 0032h, 0036h: "After reset" is revised • 0038h: NOTE revised • NOTES 2, 5, 6 revised and NOTE 7, 8 added
		19	Table 4.5 NOTE2 added
		28	Table 5.10 revised
		48 to 66	5.2 J, K Version added
1.20	Jan 17, 2007	18	Table 4.4 NOTE2 added
1.30	May 25, 2007	2	Table 1.1 revised
		3	Table 1.2 revised
		5	Table 1.3 revised
		6	Figure 1.2 revised
		7	Table 1.4 revised
		8	Figure 1.3 revised
		9	Figure 1.4 NOTE4 added
		15	Figure 3.1 part number revised

REVISION HISTORY

R8C/26 Group, R8C/27 Group Datasheet

Rev.	Date		Description
Rev.	Dale	Page	Summary
1.30	May 25, 2007	16	Figure 3.2 part number revised
		30	Table 5.10 revised
		53	Table 5.39 NOTE4 added
		55	Table 5.42 revised
1.40a	Jun 14, 2007	5, 7	Table 1.3 and Table 1.4 revised
2.00	Mar 01, 2008	1, 49	1.1, 5.2 "J and K versions are" deleted
		5, 7	Table 1.3, Table 1.4 revised
		11	Table 1.6 NOTE3 added
		15, 16	Figure 3.1, Figure 3.2; "Expanded area" deleted
		17	Table 4.1 "002Ch" added
		18	Table 4.2 "0036h"; J, K version "0100X000b" → "0100X001b"
		24, 49	Table 5.2, Table 5.35; NOTE2 revised
		30	Table 5.10 revised, NOTE4 added
2.10	Sep 26, 2008	_	"RENESAS TECHNICAL UP DATE" reflected: TN-16C-A172A/E
		26, 51	Table 5.4, Table 5.37 NOTE2, NOTE4 revised
		27, 52	Table 5.5, Table 5.38 NOTE2, NOTE5 revised
		53	Table 5.39 Parameter: Voltage monitor 1 reset generation time added NOTE5 added
			Table 5.40 revised
		54	Table 5.41 revised Figure 5.22 revised

All trademarks and registered trademarks are the property of their respective owners.