

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21262syfp-x6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.4 **Product Information**

Table 1.3 lists the Product Information for R8C/26 Group and Table 1.4 lists the Product Information for R8C/27 Group.

Part No.ROM CapacityRAM CapacityPackage TypeRemarkR5F21262SNFP8 Kbytes512 bytesPLQP0032GB-AN versionR5F21264SNFP16 Kbytes1 KbytePLQP0032GB-AN versionR5F21265SNFP24 Kbytes1.5 KbytesPLQP0032GB-AN versionR5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AD versionR5F21264SDFP8 Kbytes512 bytesPLQP0032GB-AD versionR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AD versionR5F21266SDFP24 Kbytes1.5 KbytesPLQP0032GB-AD versionR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AD versionR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AJ versionR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AJ versionR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AJ versionR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AK version	
R5F21262SNFP8 Kbytes512 bytesPLQP0032GB-AN versionR5F21264SNFP16 Kbytes1 KbytePLQP0032GB-ANR5F21265SNFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	٢S
R5F21265SNFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1 KbytePLQP0032GB-A	
R5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AD versionR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-APLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21264JFP16 Kbytes1 KbytePLQP0032GB-AJ versionR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21266JFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21264KFP 16 Kbytes 1 Kbyte PLOP0032GB-A K version	
R5F21266KFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21262SNXXXFP 8 Kbytes 512 bytes PLQP0032GB-A N version Fac	ctory
R5F21264SNXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A prog	gramming
R5F21265SNXXXFP 24 Kbytes 1.5 Kbytes PLQP0032GB-A prod	duct ⁽¹⁾
R5F21266SNXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21262SDXXXFP 8 Kbytes 512 bytes PLQP0032GB-A D version	
R5F21264SDXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A	
R5F21265SDXXXFP 24 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21266SDXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21264JXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A J version	
R5F21266JXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21264KXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A K version	
R5F21266KXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	

Product Information for R8C/26 Group Table 1.3

NOTE:

1. The user ROM is programmed before shipment.



1.6 Pin Functions

Table 1.5 lists Pin Functions.

Table 1.5Pin Functions

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 2.2 to 5.5 V (J, K version are 2.7 to 5.5 V) to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an external clock, input it to the
XIN clock output	XOUT	0	XIN pin and leave the XOUT pin open.
XCIN clock input (N, D version)	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output (N, D version)	XCOUT	0	pins. To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAO	0	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
-	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Sharing output-compare output / input-capture input / PWM / PWM2 output pins
Timer RE	TREO	0	Timer RE output pin
Serial interface	CLK0, CLK1	I/O	Clock I/O pin
	RXD0, RXD1	I	Receive data input pin
	TXD0, TXD1	0	Transmit data output pin
I ² C bus interface	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
Clock synchronous	SSI	I/O	Data I/O pin
serial I/O with chip	SCS	I/O	Chip-select signal I/O pin
select	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
I/O port	P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5, P5_3, P5_4	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P1_0 to P1_7 also function as LED drive ports (N, D version).
Input port	P4_2, P4_6, P4_7	I	Input-only ports

I: Input O: Output I/O: Input and output

				I/O Pin	Functions for a	of Peripheral Mo	dules	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	l ² C bus Interface	A/D Converter
1		P3_5		(TRCIOD) ⁽¹⁾		SSCK	SCL	
2		P3_7		TRAO	RXD1/ (TXD1) ^(1, 3)	SSO		
3	RESET							
4	XOUT/XCOUT ⁽²⁾	P4_7						
5	VSS/AVSS							
6	XIN/XCIN ⁽²⁾	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0		(RXD1) ^(1, 3)			
10		P1_7	INT1	TRAIO				
11		P3_6	(INT1) ⁽¹⁾		(TXD1)/ (RXD1) ^(1, 3)			
12		P3_1		TRBO				
13		P5_4		TRCIOD				
14		P5_3		TRCIOC				
15		P1_6			CLK0	(SSI) ⁽¹⁾		
16		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO)				AN11
19		P1_2	KI2	TRCIOB				AN10
20	VRFF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG				AN9
22		P1_0	KI0					AN8
23		P3_3	INT3	TRCCLK		SSI		
24		P3_4		(TRCIOC) ⁽¹⁾		SCS	SDA	
25		P0_7						AN0
26		P0_6						AN1
27		P0_5			CLK1			AN2
28		P0_4		TREO				AN3
29		P0_3						AN4
30		P0_2						AN5
31		P0_1						AN6
32		P0_0			(TXD1) ^(1, 3)			AN7

 Table 1.6
 Pin Name Information by Pin Number

NOTES:

1. This can be assigned to the pin in parentheses by a program.

2. XCIN, XCOUT can be used only for N or D version.

3. For the combination of using pins TXD1 and RXD1, refer to **Figure 15.7 Registers PINSR1 and PMR** of Hardware Manual (REJ09B0278).

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



3. Memory

3.1 R8C/26 Group

Figure 3.1 is a Memory Map of R8C/26 Group. The R8C/26 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/26 Group



Address Symbol After reset 0140h	0140h 0141h 0142h 0143h 0144h 0145h 0146h	Register	Symbol	After reset
0141h	0141h 0142h 0143h 0144h 0145h 0146h			
0142h	0142h 0143h 0144h 0145h 0146h			
0143h 0144h 0145h 0147h 0148h 0148h 0148h 0148h 0148h 0148h 0142h 015h	0143h 0144h 0145h 0146h			
0144h 0145h 0144h 0147h 0148h 0148h 0148h 0148h 0148h 0148h 0142h 0147h 0147h 0147h 0158h	0144h 0145h 0146h			
0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0142h 0144h 015h 015sh 015sh 015bh 015bh 015bh 015bh 015bh 015bh 015bh 0162h	0145h 0146h			1
0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0142h 0144h 015h 015sh 015sh 015bh 015bh 015bh 015bh 015bh 015bh 015bh 0162h	0145h 0146h			
0148h 0148h 0148h 0148h 0148h 0148h 0142h 0142h 0142h 0142h 0142h 014Fh 015h	0146h			
0147n 0148h 0148h 0148h 0148h 0148h 0148h 0142h 0142h 0142h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0158h 0158h 0158h 0158h 0158h 0158h 0152h 0152h 0152h 0152h 0152h 0152h 0152h 0152h 0152h				
0148h 0144h 0144h 0144h 0142h 0142h 0142h 0142h 0142h 0142h 0144h 0145h 015h 015h<	0147h			
0143h 0153h 0153h 0153h 0153h 0153h 0153h 0153h 0153h 0153h 0158h 0160h 0162h 0163h				
014Ah 014Ah 014Ah 014Ah 014Ah 014Ah 014Ah 014Ah 015Ah	0149h			
0142h 0142h 0142h 0142h 0142h 0142h 0153h 0158h	014Ah			4
014Ch 014Ah 014Ah 014Ah 015h 016h 016h 016h 016h 016h 016h 016h 016h 016h	014Rh			
014bh	014Dh			
014Fh 015h 016h	01401			
014Ph	014Dh			
0150h	014Eh			
0151h				
0152h				
0153h 0155h 0155h 0156h 0157h 0158h 0167h 0168h 0170h				
0154h 0155h 0157h 0157h 0158h 0169h 0161h 0162h 0168h				
0155h 0155h 0157h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0159h 0159h 0158h 0158h 0158h 0160h 0161h 0162h 0163h 0164h <td< th=""><th></th><th></th><th></th><th></th></td<>				
0155h 0155h 0157h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0159h 0159h 0158h 0158h 0158h 0160h 0161h 0162h 0163h 0164h <td< th=""><th>0154h</th><th></th><th></th><th></th></td<>	0154h			
0157h	0155h			
0157h 0158h 0159h 015Ah 015Bh 015Ch 015Dh 015Eh 015Fh 015Fh 0160h 0161h 0162h 0163h 0163h 0168h 0168h <td< th=""><th>0156h</th><th></th><th></th><th></th></td<>	0156h			
0158h	0157h		1	
0159h			1	
015Ah 015Bh 015Dh 015Dh 015Dh 015Fh 016Ch 016Ch 016Th 016Bh 016Bh 016Bh 016Dh 016Dh 016Dh 016Dh 016Dh 016Dh 016Dh 017Dh 017Th <td< th=""><th></th><th></th><th></th><th></th></td<>				
015Ch				
015Ch 015Dh 015Fh 0160h 0161h 0162h 0163h 0163h 0163h 0163h 0163h 0166h 0166h 0168h 0168h 0168h 0168h 0168h 0168h 0168h 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Ch 016Ch 0170h 0170h 0177h	015Rh			
015Dh 015Fh 0160h 0161h 0162h 0163h 0163h 0163h 0163h 0163h 0163h 0166h 0166h 0167h 0168h 0168h 0168h 0168h 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Ch 016Ch 0170h 0177h 0177h 0177h 0177h 0177h 0177h 0178h 0178h <th></th> <th></th> <th></th> <th></th>				
015Eh	01501			
015Fh 0160h 0161h 0162h 0163h 0163h 0163h 0165h 0166h 0166h 0166h 0168h 0168h 0168h 0168h 0168h 0168h 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 0170h 0170h 0170h 0177h 0177h 0177h 0177h 0178h 0178h 0178h <th></th> <th></th> <th></th> <th></th>				
0160h 0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 0168h 0168h 0168h 016Bh 016Bh 016Ch 016Eh 016Fh 016Fh 016Fh 0170h 0172h 0172h 0173h 0175h 0177h 0178h 0178h 0178h				
0161h 0162h 0163h 0164h 0165h 0166h 0166h 0167h 0168h 016Ch 016Ch 016Eh 016Eh 0170h 0170h 0172h 0173h 0173h 0177h 0177h 0177h 0177h 0178h 0179h <th></th> <th></th> <th></th> <th></th>				
0162h				
0163h				
0164h				
0165h				
0166h				
0167h 0168h 0169h 016Ah 016Ah 016Bh 016Ch 016Ch 016Ch 016Ch 016Fh 016Fh 0170h 0177h 0172h 0173h 0175h 0177h 0178h 0179h 0179h				
0168h 0169h 016Ah 016Bh 016Bh 016Ch 016Dh 016Eh 016Fh 016Fh 016Fh 0170h 0177h 0173h 0173h 0175h 0176h 0177h 0178h 0179h 0179h				
0169h	0167h			
0169h	0168h			
016Ah	0169h			
016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0175h 0175h 0177h 0178h 0178h 0178h 0179h 0179h				
016Ch	016Bh			
016Dh 016Eh 016Fh 0170h 0170h 0171h 0172h 0173h 0174h 0175h 0175h 0175h 0175h 0176h 0177h 0178h 0179h 0179h				
016Eh	016Dh			
016Fh				
0170h	016Eh			
0171h				
0172h				l
0173h				ļ
0174h				
0175h				
0176h				
0177h				
0177h				
0179h 017Ah 017Ah	0177h			
0179h 017Ah 017Ah	0178h			
017Ah			İ	
			1	t
				1
017Ch				ł
017Dh				l
				<u>├</u> ────
017Eh				ļ
	017Fh			

Table 4.6SFR Information (6)⁽¹⁾

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Cumphiel	Deventer		Conditions	Standard			11.2
Symbol		Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Resolution		Vref = AVCC	-	-	10	Bits
_	Absolute	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μs
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μs
Vref	Reference voltage			2.2	-	AVcc	V
VIA	Analog input voltage ⁽²⁾			0	-	AVcc	V
-	A/D operating			0.25	-	10	MHz
	clock frequency			1	-	10	MHz
		Without sample and hold	Vref = AVcc = 2.2 to 5.5 V	0.25	-	5	MHz
		With sample and hold	Vref = AVcc = 2.2 to 5.5 V	1	-	5	MHz

Table 5.3 A/D Converter Characteristics

NOTES:

1. AVcc = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 5.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Cumbal	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾	R8C/26 Group	100 ⁽³⁾	-	-	times
		R8C/27 Group	1,000 ⁽³⁾	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until		-	-	97 + CPU clock	μs
	suspend				× 6 cycles	
-	Interval from erase start/restart until		650	-	-	μs
	following suspend request					
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		_	-	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		2.2	-	5.5	V
_	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	_	year

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics
-----------	---

NOTES: 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60° C, unless otherwise specified.

2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Conditions		Unit			
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Unit	
-	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	-	-	times	
-	Byte program time (program/erase endurance \leq 1,000 times)		-	50	400	μS	
-	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS	
-	Block erase time (program/erase endurance \leq 1,000 times)		-	0.2	9	S	
-	Block erase time (program/erase endurance > 1,000 times)		-	0.3	_	S	
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97 + CPU clock × 6 cycles	μS	
-	Interval from erase start/restart until following suspend request		650	-	_	μS	
-	Interval from program start/restart until following suspend request		0	-	_	ns	
-	Time from suspend until program/erase restart		-	_	3 + CPU clock × 4 cycles	μS	
-	Program, erase voltage		2.7	-	5.5	V	
-	Read voltage		2.2	-	5.5	V	
_	Program, erase temperature		-20 ⁽⁸⁾		85	°C	
-	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	-	year	

Table 5.5	Flash Memory (Data flash Block A, Block B) Electrical Characteristics ⁽⁴⁾	I)
-----------	--	----

NOTES

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. -40°C for D version.


9. The data hold time includes time that the power supply is off or the clock is not supplied.

Cumbal	Parameter		Conditions		Standard			
Symbol	Paramete	ſ	Conditions	Min.	Тур.	Max.		
tsucyc	SSCK clock cycle time	e		4	-	-	tCYC ⁽²⁾	
tнı	SSCK clock "H" width			0.4	-	0.6	tsucyc	
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising	Master		-	-	1	tCYC ⁽²⁾	
	time	Slave		-	-	1	μs	
tfall	SSCK clock falling	Master		-	-	1	tCYC ⁽²⁾	
	time			-	-	1	μs	
ts∪	SSO, SSI data input setup time			100	-	-	ns	
tн	SSO, SSI data input h	old time		1	-	-	tCYC ⁽²⁾	
t LEAD	SCS setup time	Slave		1tcyc + 50	-	_	ns	
tlag	SCS hold time	Slave		1tcyc + 50	-	-	ns	
top	SSO, SSI data output delay time			-	-	1	tCYC ⁽²⁾	
tsa	SSI slave access time		$2.7~V \leq Vcc \leq 5.5~V$	-	-	1.5tcyc + 100	ns	
				-	-	1.5tcyc + 200	ns	
tOR	SSI slave out open tir	ne	$2.7~V \leq Vcc \leq 5.5~V$	-	_	1.5tcyc + 100	ns	
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	1.5tcyc + 200	ns	

Table 5.13 Timing Requirements of Clock Synchronous Serial I/O with Chip Select⁽¹⁾

NOTES:

1. Vcc = 2.2 to 5.5 V, Vss = 0 V at T_{opr} = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified. 2. 1tcrc = 1/f1(s)






Figure 5.6 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Symbol	Parameter		Conditio	Standard			Unit	
,		ameter	Conduc	Min.	Тур.	Max.	Unit	
Vон	Output "H" voltage	Except P1_0 to P1_7,	Iон = -5 mA		Vcc - 2.0	I	Vcc	V
		XOUT	Іон = -200 μА		Vcc - 0.5	I	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Іон = -20 mA	Vcc - 2.0	I	Vcc	V
			Drive capacity LOW	Іон = -5 mA	Vcc - 2.0	I	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -1 mA	Vcc - 2.0	I	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	I	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7,	IOL = 5 mA		-	I	2.0	V
		XOUT	Ιοι = 200 μΑ		-	I	0.45	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 20 mA	-	I	2.0	V
			Drive capacity LOW	IoL = 5 mA	-	I	2.0	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	I	2.0	V
			Drive capacity LOW	IoL = 500 μA	-	I	2.0	V
Vt+-Vt-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	_	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current		VI = 5 V, Vcc = 5 V		-	_	5.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 5 V		-	-	-5.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			-	1.0	-	MΩ
Rfxcin	Feedback resistance	XCIN			-	18	-	MΩ
Vram	RAM hold voltage		During stop mode		1.8	_	-	V

Table 5.15	Electrical C	haracteristics	(1)	[Vcc = 5 V]
------------	--------------	----------------	-----	-------------

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Symbol	Parameter		Standard	
Symbol	Falallelei	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200	-	ns
tW(CKH)	CLKi input "H" width	100	-	ns
tW(CKL)	CLKi input "L" width	100	-	ns
td(C-Q)	TXDi output delay time	-	50	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	50	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 1




Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.21External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard	
			Max.	Unit
tw(INH)	INTi input "H" width	250(1)	-	ns
tw(INL)	INTi input "L" width	250 ⁽²⁾	-	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.24 XIN Input, XCIN Input

Symbol	Parameter		Standard		
Symbol	Falanelei	Min.	Max.	Unit	
tc(XIN)	XIN input cycle time	100	-	ns	
twh(xin)	XIN input "H" width	40	-	ns	
twl(XIN)	XIN input "L" width	40	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μs	
tWH(XCIN)	XCIN input "H" width	7	-	μs	
tWL(XCIN)	XCIN input "L" width	7	-	μs	




Figure 5.12 XIN Input and XCIN Input Timing Diagram when Vcc = 3 V

Table 5.25 TRAIO Input

Symbol	Parameter		Standard	
Symbol	Falanielei	Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	-	ns
twl(traio)	TRAIO input "L" width	120	-	ns




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Symbol	Parameter		Condition		Standard			Unit
Symbol	Pala	ameter	Cond	allion	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	Iон = -1 mA		Vcc - 0.5	-	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Іон = -2 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	_	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	XOUT	0.5	V				
		P1_0 to P1_7	Drive capacity HIGH	IOL = 2 mA	-	_	0.5	V
			Drive capacity LOW	Iol = 1 mA	-	-	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	IoL = 50 μA	-		0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.05	0.3	_	V
		RESET			0.05	0.15	-	V
Ін	Input "H" current	1	VI = 2.2 V		_	_	4.0	μA
lı∟	Input "L" current		VI = 0 V		-	-	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V		100	200	600	kΩ
Rfxin	Feedback resistance	XIN			-	5	-	MΩ
Rfxcin	Feedback resistance	XCIN			-	35	-	MΩ
Vram	RAM hold voltage		During stop mod	e	1.8	-	-	V

Table 5.28	Electrical Characteristics (5) [Vcc = 2.2 V]

NOTE:

1. Vcc = 2.2 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.




Figure 5.24 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.49XIN Input

Symbol	Derometer		Standard	
Symbol	Farameter	Min. Max 50 - 25 -	Max.	Unit
tc(XIN)	XIN input cycle time	50	-	ns
twh(xin)	XIN input "H" width	25	-	ns
twl(XIN)	XIN input "L" width	25	-	ns




Figure 5.27 XIN Input Timing Diagram when Vcc = 5 V

Table 5.50 TRAIO Input

Symbol	Parameter		Standard	
Symbol	Falantelei	Min. Max. 100 -	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width	40	-	ns
twl(traio)	TRAIO input "L" width	40	-	ns





Figure 5.28 TRAIO Input Timing Diagram when Vcc = 5 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
 All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
 All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the data the discovered in this document, but Renesas as a such as a such as assumes and application is a the development of additional and different information in the data discovered in this document, but Renesas assumes no liability whatsover for any damages incurred as a such as such asses and the data discovered in this document, but Renesas assumes no liability whatsoverer for any damages incurred as a such as and technology described in this document, but Renesas assumes no liability whatsoverer for any damages incurred as a disclosed by Renesas assumes and applications. Renesas products are not electronic provided in the data disclosed through the explicitability of the total system before deciding about the applicability or otherwise in systems the failure or malfunction of which may cause a direct threatist on thrumation reliability what asses associated and rene incomation in the data disclosed through the explicitability and the disclosed through the emplicability of the masses astally



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com