



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	16MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21264kfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/26 Group and Table 1.2 outlines the Functions and Specifications for R8C/27 Group.

	ltem	Specification
CPU	Number of	89 instructions
	fundamental	
	instructions Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version)
	Minimum instruction	62.5 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version) (62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)
	execution time	100 ns (f(XIN) = 10 MHz, VCC = 3.0 to 5.5 V) (K Version) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.3 Product Information for R8C/26 Group
Peripheral	Ports	I/O ports: 25 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel
		Timer RB: 8 bits × 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits × 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function
		(For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1)
		Clock synchronous serial I/O, UART
	Clock synchronous	1 channel
	serial interface	I ² C bus Interface ⁽¹⁾
		Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	
		10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits × 1 channel (with prescaler)
		Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources,
		Software: 4 sources, Priority levels: 7 levels
	Clock generation	3 circuits
	circuits	 XIN clock generation circuit (with on-chip feedback resistor)
		On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has a frequency adjustment function
		 XCIN clock generation circuit (32 kHz) (N, D version)
		 Real-time clock (timer RE) (N, D version)
	Oscillation-stopped	XIN clock oscillation stop detection function
	detector	
	Voltage detection	On-chip
	circuit	
	Power-on reset circuit	On-chip
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz) (K version)
2		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)
		VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = 5.0 V , f(XIN) = 20 MHz)
	(N, D version)	Typ. 6 mA (VCC = 3.0 V , f(XIN) = 10 MHz)
		Typ. 2.0 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
		Typ. 0.7 μ A (VCC = 3.0 V, stop mode)
	Programming and	VCC = 2.7 to 5.5 V
	erasure voltage	
Flash Memory		
Flash Memory		100 times
Flash Memory	Programming and	100 times
·	Programming and erasure endurance	
·	Programming and erasure endurance	-20 to 85°C (N version)
Operating Ambie	Programming and erasure endurance	

 Table 1.1
 Functions and Specifications for R8C/26 Group

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.

2. Specify the D, K version if D, K version functions are to be used.

CPU	Item Number of fundamental	Specification 89 instructions
CPU		
	instructions	
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version) (25 so (f(XIN)) = 40 MHz + 100 so = 2.0 to 5.5 V) (f(x) sortion)
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 2.3 to 5.5 V) (NL D version)
	Operating mode	200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
Daniah anal	Memory capacity	Refer to Table 1.4 Product Information of R8C/27 Group
Peripheral	Ports	I/O ports: 25 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel
		Timer RB: 8 bits × 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits × 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function
	O a ni a l in ta nf	(For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1)
		Clock synchronous serial I/O, UART
	Clock synchronous	1 channel
	serial interface	I ² C bus Interface ⁽¹⁾
		Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler)
		Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources,
		Software: 4 sources, Priority levels: 7 levels
	Clock generation	3 circuits
	circuits	 XIN clock generation circuit (with on-chip feedback resistor)
		 On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has a frequency adjustment function
		 XCIN clock generation circuit (32 kHz) (N, D version)
		Real-time clock (timer RE) (N, D version)
	Oscillation-stopped	XIN clock oscillation stop detection function
	detector	2
	Voltage detection circuit	On-chip
	Power-on reset circuit	On-chip
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Characteristics		VCC = $3.0 \text{ to } 5.5 \text{ V} (f(XIN) = 16 \text{ MHz}) (K \text{ version})$
		VCC = 2.7 to 5.5 V ($f(XIN) = 10 \text{ MHz}$)
	-	VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	(N, D version)	Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
		Typ. 2.0 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
		Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Flash Memory	Programming and	VCC = 2.7 to 5.5 V
	erasure voltage	
	Programming and	10,000 times (data flash)
	erasure endurance	1,000 times (program ROM)
Operating Ambie	ent Temperature	-20 to 85°C (N version)
		-40 to 85°C (D, J version) ⁽²⁾ , -40 to 125°C (K version) ⁽²⁾
Package		32-pin molded-plastic LQFP

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.

2. Specify the D, K version if D, K version functions are to be used.




Figure 1.2 Part Number, Memory Size, and Package of R8C/26 Group



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. Memory

3.1 R8C/26 Group

Figure 3.1 is a Memory Map of R8C/26 Group. The R8C/26 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/26 Group



Address Symbol After reset 0140h	0140h 0141h 0142h 0143h 0144h 0145h 0146h	Register	Symbol	After reset
0141h	0141h 0142h 0143h 0144h 0145h 0146h			
0142h	0142h 0143h 0144h 0145h 0146h			
0143h 0144h 0145h 0147h 0148h 0148h 0148h 0148h 0148h 0148h 0142h 015h	0143h 0144h 0145h 0146h			
0144h 0145h 0144h 0147h 0148h 0148h 0148h 0148h 0148h 0148h 0142h 0147h 0147h 0147h 0158h	0144h 0145h 0146h			
0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0142h 0144h 015h 015sh 015sh 015bh 015bh 015bh 015bh 015bh 015bh 015bh 0162h	0145h 0146h			1
0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0142h 0144h 015h 015sh 015sh 015bh 015bh 015bh 015bh 015bh 015bh 015bh 0162h	0145h 0146h			
0148h 0148h 0148h 0148h 0148h 0148h 0142h 0142h 0142h 0142h 0142h 014Fh 015h 015h 015h 015h 015h <	0146h			
0147n 0148h 0148h 0148h 0148h 0148h 0148h 0142h 0142h 0142h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0158h 0158h 0158h 0158h 0158h 0158h 0152h 0152h 0152h 0152h 0152h 0152h 0152h 0152h 0152h				
0148h 0144h 0144h 0144h 0142h 0142h 0142h 0142h 0142h 0142h 0144h 0145h 015h 015h<	0147h			
0143h 0153h 0153h 0153h 0153h 0153h 0153h 0153h 0153h 0153h 0158h 0168h 0168h				
014Ah 014Ah 014Ah 014Ah 014Ah 014Ah 014Ah 014Ah 015Ah	0149h			
0142h 0142h 0142h 0142h 0142h 0142h 0153h 0158h	014Ah			4
014Ch 014Ah 014Ah 014Ah 015h 016h 016h 016h 016h 016h 016h 016h 016h 016h	014Rh			
014bh	014Dh			
014Fh 015h 016h	01401			
014Ph	014Dh			
0150h	014Eh			
0151h				
0152h				
0153h 0155h 0155h 0156h 0157h 0158h 0167h 0168h 0170h				
0154h 0155h 0157h 0157h 0158h 0169h 0161h 0162h 0168h				
0155h 0155h 0157h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0159h 0159h 0158h 0158h 0158h 0158h 0160h 0161h 0162h 0163h 0164h <td< th=""><th></th><th></th><th></th><th></th></td<>				
0155h 0155h 0157h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0158h 0159h 0159h 0158h 0158h 0158h 0158h 0160h 0161h 0162h 0163h 0164h <td< th=""><th>0154h</th><th></th><th></th><th></th></td<>	0154h			
0157h	0155h			
0157h 0158h 0159h 015Ah 015Bh 015Ch 015Dh 015Eh 015Fh 015Fh 0160h 0161h 0162h 0163h 0163h 0168h 0168h <td< th=""><th>0156h</th><th></th><th></th><th></th></td<>	0156h			
0158h	0157h		1	
0159h			1	
015Ah 015Bh 015Dh 015Dh 015Dh 015Fh 016Ch 016Ch 016Th 016Bh 016Bh 016Bh 016Dh 016Dh 016Dh 016Dh 016Dh 016Dh 016Dh 017Dh 017Th <td< th=""><th></th><th></th><th></th><th></th></td<>				
015Ch				
015Ch 015Dh 015Fh 0160h 0161h 0162h 0163h 0163h 0163h 0163h 0163h 0166h 0166h 0168h 0168h 0168h 0168h 0168h 0168h 0168h 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Ch 016Eh 0170h 0170h 0172h 0172h 0173h 0174h	015Rh			
015Dh 015Fh 0160h 0161h 0162h 0163h 0163h 0163h 0163h 0163h 0163h 0166h 0166h 0167h 0168h 0168h 0168h 0168h 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Ch 016Ch 0170h 0177h 0177h 0177h 0177h 0177h 0177h 0178h 0178h <th></th> <th></th> <th></th> <th></th>				
015Eh	01501			
015Fh 0160h 0161h 0162h 0163h 0163h 0163h 0165h 0166h 0166h 0166h 0168h 0168h 0168h 0168h 0168h 0168h 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 016Bh 0170h 0170h 0170h 0177h 0177h 0177h 0177h 0178h 0178h 0178h <th></th> <th></th> <th></th> <th></th>				
0160h 0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 0168h 0168h 0168h 0168h 016Bh 016Bh 016Ch 016Dh 016Eh 016Fh 016Fh 0170h 0172h 0172h 0173h 0175h 0177h 0178h 0178h 0178h				
0161h 0162h 0163h 0164h 0165h 0166h 0166h 0167h 0168h 016Ch 016Ch 016Eh 016Eh 0170h 0170h 0172h 0173h 0173h 0177h 0177h 0177h 0177h 0178h 0179h <th></th> <th></th> <th></th> <th></th>				
0162h				
0163h				
0164h				
0165h				
0166h				
0167h 0168h 0169h 016Ah 016Ah 016Bh 016Ch 016Ch 016Ch 016Ch 016Fh 016Fh 0170h 0177h 0172h 0173h 0175h 0177h 0178h 0179h 0179h				
0168h 0169h 016Ah 016Bh 016Bh 016Ch 016Dh 016Eh 016Fh 016Fh 016Fh 0170h 0177h 0173h 0173h 0175h 0176h 0177h 0178h 0179h 0179h				
0169h	0167h			
0169h	0168h			
016Ah	0169h			
016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0175h 0175h 0177h 0178h 0178h 0178h 0179h 0179h				
016Ch	016Bh			
016Dh 016Eh 016Fh 0170h 0170h 0171h 0172h 0173h 0174h 0175h 0175h 0175h 0176h 0177h 0178h 0179h 0179h				
016Eh	016Dh			
016Fh				
0170h	016Eh			
0171h				
0172h				<u>├</u> ────
0173h				ļ
0174h				
0175h				
0176h				
0177h				
0177h				
0179h 017Ah 017Ah	0177h			
0179h 017Ah 017Ah	0178h			
017Ah			İ	
			1	t
				1
017Ch				ł
017Dh				l
				l
017Eh				ļ
	017Fh			

Table 4.6SFR Information (6)⁽¹⁾

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0180h	Register	Symbol	Allel Tesel
0180h			
0181h			
0182h			
0183h			
0185h			
0185h			
01801 0187h			
0187h			
0188h			
0189h			
018An			
018Dh			
018Dh			
018Eh			
018Eh			
018111 0190h			
01901 0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h			
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	0000001b
01B8h			
01B9h		1	
01BAh			
01BBh			
01BCh			
01BDh			
01001			
()1KEn			
01BEh 01BFh			

Table 4.7SFR Information (7)⁽¹⁾

FFFFh Option Function Select Register

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.



OFS

(Note 2)

5. Electrical Characteristics

5.1 N, D Version

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

Symbol		Parameter	Conditions		Standard		Unit
Symbol		arameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.2	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Vih	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	_	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	-	-80	mA
IOH(peak)	Peak output "H"	Except P1_0 to P1_7		-	-	-10	mA
	current	P1_0 to P1_7		-	-	-40	mA
IOH(avg)	Average output	Except P1_0 to P1_7		-	-	-5	mA
	"H" current	P1_0 to P1_7		-	-	-20	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L"	Except P1_0 to P1_7		-	-	10	mA
	currents	P1_0 to P1_7		-	-	40	mA
IOL(avg)	Average output	Except P1_0 to P1_7		-	_	5	mA
	"L" current	P1_0 to P1_7		-	-	20	mA
f(XIN)	XIN clock input osc	illation frequency	$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	20	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
			$2.2~V \leq Vcc < 2.7~V$	0	-	5	MHz
f(XCIN)	XCIN clock input or	scillation frequency	$2.2 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	70	kHz
-	System clock	OCD2 = 0	$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	20	MHz
		XIN clock selected	$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0	-	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
			$\begin{array}{l} \mbox{FRA01 = 1} \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{3.0 V} \le Vcc \le 5.5 \ V \end{array}$	-	-	20	MHz
			$\begin{array}{l} \mbox{FRA01} = 1 \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{2.7 V} \le Vcc \le 5.5 \ V \end{array}$	-	-	10	MHz
			$\begin{array}{l} \mbox{FRA01} = 1 \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{2.2 V} \leq Vcc \leq 5.5 V \end{array}$	-	_	5	MHz

NOTES:

1. Vcc = 2.2 to 5.5 V at Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

Cumbal	Parameter	Conditions		Unit		
Symbol		Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾	R8C/26 Group	100 ⁽³⁾	-	-	times
		R8C/27 Group	1,000 ⁽³⁾	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until		-	-	97 + CPU clock	μs
	suspend				× 6 cycles	
-	Interval from erase start/restart until		650	-	-	μs
	following suspend request					
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		_	-	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		2.2	-	5.5	V
_	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	_	year

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics
-----------	---

NOTES: 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60° C, unless otherwise specified.

2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	-	300	μS
Vccmin	MCU operating voltage minimum value		2.2	-	-	V

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol		Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μs

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



Symbol	Parameter	Condition	Standard			Unit
Symbol	Falameter	Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V
trth	External power Vcc rise gradient ⁽²⁾		20	-	-	mV/msec


Table 5.9	Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteris	stics ⁽³⁾

NOTES:

1. The measurement condition is T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. This condition (external power Vcc rise gradient) does not apply if Vcc \ge 1.0 V.


- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. $t_{w(por1)}$ indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain $t_{w(por1)}$ for 30 s or more if $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$, maintain $t_{w(por1)}$ for 3,000 s or more if $-40^{\circ}C \le T_{opr} < -20^{\circ}C$.



1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.

- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- 3. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.3 Reset Circuit Electrical Characteristics



Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.18 XIN Input, XCIN Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XIN)	XIN input cycle time		-	ns	
twh(xin)	XIN input "H" width		-	ns	
twl(XIN)	XIN input "L" width		-	ns	
tc(XCIN)	XCIN input cycle time		-	μS	
twH(XCIN)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width	7	_	μS	




Figure 5.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V

Table 5.19 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	40	-	ns	
twl(traio)	TRAIO input "L" width	40	-	ns	




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	Іон = -1 mA		Vcc - 0.5	_	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Іон = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	_	Vcc	V
VoL Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA		-	_	0.5	V	
		P1_0 to P1_7	Drive capacity HIGH	IoL = 5 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	-	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	_	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3 V		_	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3	V	-	_	-4.0	μA
Rpullup	Pull-up resistance	stance VI = 0 V, Vcc = 3 V		V	66	160	500	kΩ
Rfxin	Feedback resistance	XIN			—	3.0	_	MΩ
Rfxcin	Feedback resistance	XCIN			_	18	_	MΩ
Vram	RAM hold voltage		During stop mode	9	1.8	-	-	V

NOTE:

1. Vcc = 2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

5.2 J, K Version

Table 5.34	Absolute	Maximum	Ratings
------------	----------	---------	---------

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-40 °C \leq Topr \leq 85 °C	300	mW
		85 °C \leq Topr \leq 125 °C	125	mW
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.35 Recommended Operating Conditions

Cumbel	Parameter	Conditions	Standard			Unit	
Symbol	Para	ameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Viн	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	-	-60	mA
IOH(peak)	Peak output "H" current			-	-	-10	mA
IOH(avg)	Average output "H" current			-	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	60	mA
IOL(peak)	Peak output "L" currents			-	-	10	mA
IOL(avg)	Average output "L" current			-	_	5	mA
f(XIN)	f(XIN) XIN clock input oscillation frequency		$3.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ (other than K version)	0	-	20	MHz
			$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ (K version)	0	-	16	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
-	System clock	OCD2 = 0 XIN clock selected	3.0 V \leq Vcc \leq 5.5 V (other than K version)	0	-	20	MHz
			$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ (K version)	0	-	16	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
	OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz	
			FRA01 = 1 High-speed on-chip oscillator clock selected (other than K version)	_	_	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected	-	-	10	MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.



Symbol	Parameter	Condition	Standard			Unit
Symbol		Condition	Min.	Тур.	Max.	Unit
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 1 reset valid voltage		0	-	Vdet1	V
trth	External power Vcc rise gradient	$Vcc \le 3.6 V$	20(2)	-	-	mV/msec
		Vcc > 3.6 V	20 ⁽²⁾	-	2,000	mV/msec

Table 5.41	Power-on Reset Circuit,	Voltage Monitor	1 Reset Electrical Characteristics ⁽³⁾
		vontago mornitor	

NOTES:

- 1. The measurement condition is Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. This condition (the minimum value of external power Vcc rise gradient) does not apply if $V_{Por2} \ge 1.0 V$.
- 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ}C \le T_{opr} \le 125^{\circ}C$, maintain tw(por1) for 3,000 s or more if $-40^{\circ}C \le T_{opr} < -20^{\circ}C$.




Figure 5.22 Reset Circuit Electrical Characteristics

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except XOUT	Юн = -5 mA		Vcc - 2.0	-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	-	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	-	Vcc	V
Vol	Output "L" voltage	Except XOUT	IOL = 5 mA	•	-	-	2.0	V
			IoL = 200 μA		-	-	0.45	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	-	2.0	V
			Drive capacity LOW	IoL = 500 μA	-	-	2.0	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current		VI = 5 V, Vcc = 5V		_	-	5.0	μA
lı∟	Input "L" current		VI = 0 V, $Vcc = 5V$		-	-	-5.0	μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5V		30	50	167	kΩ
Rfxin	Feedback resistance	XIN			-	1.0	-	MΩ
Vram	RAM hold voltage		During stop mode		2.0	-	-	V

Table 5.47 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), f(XIN) = 20 MHz, unless otherwise specified.

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(CK)	CLKi input cycle time	200	-	ns	
tw(CKH)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1







Table 5.52 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	INTi input "H" width	250 ⁽¹⁾	-	ns	
tw(INL)	INTi input "L" width	250(2)	-	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.






Table 5.54Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
				Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		6	_	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	-	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	9	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8		2	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μΑ
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μΑ
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μA
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	3.8	_	μΑ

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.

