



Welcome to E-XFL.COM

## What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

## Details

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	- ·
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21264syfp-x6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 1.4 **Product Information**

Table 1.3 lists the Product Information for R8C/26 Group and Table 1.4 lists the Product Information for R8C/27 Group.

Part No.ROM CapacityRAM CapacityPackage TypeRemarkR5F21262SNFP8 Kbytes512 bytesPLQP0032GB-AN versionR5F21264SNFP16 Kbytes1 KbytePLQP0032GB-AN versionR5F21265SNFP24 Kbytes1.5 KbytesPLQP0032GB-AN versionR5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AD versionR5F21264SDFP8 Kbytes512 bytesPLQP0032GB-AD versionR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AD versionR5F21266SDFP24 Kbytes1.5 KbytesPLQP0032GB-AD versionR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AD versionR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AJ versionR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AJ versionR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AJ versionR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AK version	
R5F21262SNFP8 Kbytes512 bytesPLQP0032GB-AN versionR5F21264SNFP16 Kbytes1 KbytePLQP0032GB-ANR5F21265SNFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	٢S
R5F21265SNFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1 KbytePLQP0032GB-A	
R5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AD versionR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-APLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21264JFP16 Kbytes1 KbytePLQP0032GB-AJ versionR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21266JFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21264KFP 16 Kbytes 1 Kbyte PLOP0032GB-A K version	
R5F21266KFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21262SNXXXFP 8 Kbytes 512 bytes PLQP0032GB-A N version Fac	ctory
R5F21264SNXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A prog	gramming
R5F21265SNXXXFP 24 Kbytes 1.5 Kbytes PLQP0032GB-A prod	duct <sup>(1)</sup>
R5F21266SNXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21262SDXXXFP 8 Kbytes 512 bytes PLQP0032GB-A D version	
R5F21264SDXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A	
R5F21265SDXXXFP 24 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21266SDXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21264JXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A J version	
R5F21266JXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21264KXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A K version	
R5F21266KXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	

### **Product Information for R8C/26 Group** Table 1.3

NOTE:

1. The user ROM is programmed before shipment.



# 3. Memory

## 3.1 R8C/26 Group

Figure 3.1 is a Memory Map of R8C/26 Group. The R8C/26 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/26 Group



### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Eh	Watchdog Timer Control Register	WDC	00X1111b
0010h	Address Match Interrupt Register 0	RMADO	00h
0011h			00h
0012h	-		00h
0012h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0014h	Address Match Interrupt Register 1	KINADI	00h
0016h	_		00h
0010h			0011
0017h			
0018h			
0019h			
001An			
001Bh	Count Source Directorian Mode Register	CSPR	00h
00101	Count Source Protection Mode Register	COFR	
			1000000b <sup>(2)</sup>
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4 <sup>(3)</sup>	FRA4	When shipping
002Ah			
002Bh	High-Speed On-Chip Oscillator Control Register 6 <sup>(3)</sup>	FRA6	When shipping
002Ch	High-Speed On-Chip Oscillator Control Register 7 <sup>(3)</sup>	FRA7	When shipping
002Dh			
002Dh 002Eh			

### Table 4.1 SFR Information (1)<sup>(1)</sup>

X: Undefined NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. The CSPROINI bit in the OFS register is set to 0.

3. In J, K version these regions are reserved. Do not access locations in these regions.

Symbol	Parameter	Conditions		Unit			
Symbol	Farameter	Conditions	Min. Typ.		Max.	Onit	
-	Program/erase endurance <sup>(2)</sup>		10,000 <sup>(3)</sup>	-	-	times	
-	Byte program time (program/erase endurance $\leq$ 1,000 times)		-	50	400	μS	
-	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS	
-	Block erase time (program/erase endurance $\leq$ 1,000 times)		-	0.2	9	S	
-	Block erase time (program/erase endurance > 1,000 times)		-	0.3	_	S	
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97 + CPU clock × 6 cycles	μS	
-	Interval from erase start/restart until following suspend request		650	-	_	μS	
-	Interval from program start/restart until following suspend request		0	-	_	ns	
-	Time from suspend until program/erase restart		-	_	3 + CPU clock × 4 cycles	μS	
-	Program, erase voltage		2.7	-	5.5	V	
-	Read voltage		2.2	-	5.5	V	
_	Program, erase temperature		-20 <sup>(8)</sup>	-	85	°C	
-	Data hold time <sup>(9)</sup>	Ambient temperature = 55°C	20	-	-	year	

Table 5.5	Flash Memory (Data flash Block A, Block B) Electrical Characteristics <sup>(4)</sup>	I)
-----------	--	----

NOTES

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).


- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.


7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. -40°C for D version.

9. The data hold time includes time that the power supply is off or the clock is not supplied.



RENESAS



Symbol	Parameter		Standard		
Symbol	Falallelel	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	200	-	ns	
tW(CKH)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

## Table 5.21External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	INTi input "H" width	250(1)	-	ns	
tw(INL)	INTi input "L" width	250 <sup>(2)</sup>	-	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Symbol	Parameter		Condition		S	tandard		Unit
Symbol					Min.	Тур.	Max.	
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	Іон = -1 mA		Vcc - 0.5	_	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Іон = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	_	Vcc	V
VoL Outp	Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA		-	_	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IOL = 5 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	-	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	_	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3	V	_	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3 V		-	_	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3	V	66	160	500	kΩ
Rfxin	Feedback resistance	XIN			—	3.0	_	MΩ
Rfxcin	Feedback resistance	XCIN			_	18	_	MΩ
Vram	RAM hold voltage		During stop mode	9	1.8	-	-	V

NOTE:

1. Vcc = 2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Symbol	Parameter	Conditions	Standard			Unit	
Symbol	Falameter		Conditions	Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVCC	-	-	10	Bits
-	Absolute	10-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 3.3 V	-	_	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	_	40	kΩ
tconv	Conversion time	10-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	_	-	μS
		8-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	_	-	μS
Vref	Reference voltag	e		2.7	_	AVcc	V
Via	Analog input voltage <sup>(2)</sup>			0	-	AVcc	V
-	A/D operating	Without sample and hold		0.25	_	10	MHz
	clock frequency	With sample and hold		1	_	10	MHz

Table 5.36 A/D Converter Characteristics

NOTES:

1. AVcc = 2.7 to 5.5 V at  $T_{opr}$  = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 5.20 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Cumhal	Parameter	Conditions		Unit		
Symbol		Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance <sup>(2)</sup>	R8C/26 Group	100 <sup>(3)</sup>	-	-	times
		R8C/27 Group	1,000 <sup>(3)</sup>	-	-	times
-	Byte program time		-	50	400	μS
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until		-	-	97 + CPU clock	μS
	suspend				× 6 cycles	
_	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		-	_	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	-	_	year

NOTES: 1. Vcc = 2.7 to 5.5 V at Topr = 0 to  $60^{\circ}$ C, unless otherwise specified.

2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed). 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit

the number of erase operations to a certain number. 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase

command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.21 Time delay until Suspend

## Table 5.39 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level <sup>(2, 4)</sup>		2.70	2.85	3.0	V
td(Vdet1-A)	Voltage monitor 1 reset generation time <sup>(5)</sup>		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	-	100	μS
Vccmin	MCU operating voltage minimum value		2.70	_	_	V

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).

2. Hold Vdet2 > Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

4. This parameter shows the voltage detection level when the power supply drops.

- The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- 5. Time until the voltage monitor 1 reset is generated after the voltage passes Vdet1 when Vcc falls. When using the digital filter, its sampling time is added to td(Vdet1-A). When using the voltage monitor 1 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet1 when the power supply falls.

## Table 5.40 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level <sup>(2)</sup>		3.3	3.6	3.9	V
td(Vdet2-A)	Voltage monitor 2 reset/interrupt request generation time <sup>(3, 5)</sup>		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(4)</sup>		-	-	100	μS

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and  $T_{opr} = -40$  to  $85^{\circ}C$  (J version) / -40 to  $125^{\circ}C$  (K version).

2. Hold Vdet2 > Vdet1.

3. Time until the voltage monitor 2 reset/interrupt request is generated after the voltage passes Vdet2.

- 4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
- 5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.

Cumhal	Parameter		Conditions		Stand	Standard		
Symbol			Conditions	Min.	Тур.	Max.		
tsucyc	SSCK clock cycle time			4	-	_	tCYC <sup>(2)</sup>	
tнı	SSCK clock "H" width			0.4	-	0.6	tsucyc	
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising	Master		-	-	1	tCYC <sup>(2)</sup>	
	time	Slave		-	-	1	μS	
<b>t</b> FALL	SSCK clock falling time	Master		-	-	1	tCYC <sup>(2)</sup>	
		Slave		-		1	μS	
ts∪	SSO, SSI data input	setup time		100	-	_	ns	
tн	SSO, SSI data input	hold time		1	-	-	tCYC <sup>(2)</sup>	
<b>t</b> LEAD	SCS setup time	Slave		1tcyc + 50	1		ns	
tlag	SCS hold time	Slave		1tcyc + 50	_	-	ns	
top	SSO, SSI data outpu	t delay time		-	-	1	tCYC <sup>(2)</sup>	
tSA	SSI slave access time			-	_	1.5tcyc + 100	ns	
tor	SSI slave out open ti	me		-	-	1.5tcyc + 100	ns	

### Table 5.45 Timing Requirements of Clock Synchronous Serial I/O with Chip Select<sup>(1)</sup>

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified. 2.  $1t_{CYC} = 1/f1(s)$ 






Figure 5.25 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

## Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

## Table 5.49 XIN Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width 25 –				
twl(XIN)	XIN input "L" width 25 –				




Figure 5.27 XIN Input Timing Diagram when Vcc = 5 V

## Table 5.50 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	-	ns		
twl(traio)	TRAIO input "L" width 40 –				




Figure 5.28 TRAIO Input Timing Diagram when Vcc = 5 V


# Table 5.54Electrical Characteristics (4) [Vcc = 3 V]<br/>(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter		Condition		Standar	d	Unit
Symbol				Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	_	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	-	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	9	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	55	μΑ
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μA
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μA
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	3.8	_	μA

RENESAS

Symbol	Parameter		Standard		
	Faianelei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	300	-	ns	
tw(CKH)	CLKi input "H" width	150	-	ns	
tW(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	-	ns	
th(C-D)	RXDi input hold time	-	ns		

i = 0 or 1





## Table 5.58 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	INTi input "H" width	380(1)	-	ns	
tw(INL)	INTi input "L" width	380(2)	1	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.





Figure 5.34 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



RENESAS

# **REVISION HISTORY**

# R8C/26 Group, R8C/27 Group Datasheet

	<b>D</b> (		Description
Rev.	Date	Page	Summary
0.10	Nov 14, 2005	_	First edition issued
0.20	Feb 06, 2006	2, 3	Table 1.1 Functions and Specifications for R8C/26Group and Table 1.2Functions and Specifications for R8C/27 Group;Minimum instruction execution time and Supply voltage revised
		9	Table 1.6 Pin Name Information by Pin Number; "XOUT" $\rightarrow$ "XOUT/XCOUT" and "XIN" $\rightarrow$ "XIN/XCIN" revised
		18	Table 4.4 SFR Information (4); 00FEh: "DRR" $\rightarrow$ "P1DRR" revised
		19	<ul> <li>Table 4.5 SFR Information (5);</li> <li>-0119h: "Timer RE Minute Data Register / Compare Register" →</li></ul>
		22 to 45	5. Electrical Characteristics added
1.00	Nov 08, 2006	All pages	"Preliminary" deleted
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 revised
		5	Table 1.3 revised
		6	Table 1.4 revised
		7	Figure 1.4 revised
		9	Table 1.6 revised
		15	Table 4.1; • 001Ch: "00h" $\rightarrow$ "00h, 1000000b" revised • 000Fh: "000XXXXXb" $\rightarrow$ "00X11111b" revised • 0029h: "High-Speed On-Chip Oscillator Control Register 4, FRA4, When shipping" added • 002Bh: "High-Speed On-Chip Oscillator Control Register 6, FRA6, When shipping" added • 0032h: "00h, 0100000b" $\rightarrow$ "00h, 0010000b" revised • 0038h: "00001000b, 01001001b" $\rightarrow$ "0000X000b, 0100X001b" revised • NOTE3 and 4 revised; NOTE6 added
		18	Table 4.4; • 00E0h, 00E1h, 00E5h, 00E8h, 00E9h: "XXh" → "00h" revised • 00FDh: "XX00000000b" → "00h" revised
		22	Table 5.2 revised
		23	Figure 5.1 title revised
		24	Table 5.4 revised
		25	Table 5.5 revised
		26	Figure 5.2 title revised and Table 5.7 NOTE4 added

# **REVISION HISTORY**

# R8C/26 Group, R8C/27 Group Datasheet

Davi	Dete		Description
Rev.	Date	Page	Summary
1.00	Nov 08, 2006	27	Table 5.9, Figure 5.3 revised and Table 5.10 deleted
		28	Table 5.10, Table 5.11 revised
		34	Table 5.15 revised
		35	Table 5.16 revised
		36	Table 5.17 revised
		39	Table 5.22 revised
		40	Table 5.23 revised
		44	Table 5.29 revised
		47	Package Dimensions; "Diagrams showing the latestwebsite." added
1.10	Nov 29, 2006	All pages	"J, K version" added
		1	1 "J and K versions are under developmentnotice." added 1.1 revised
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 NOTE3 added
		5	Table 1.3, Figure 1.2 revised
		6	Table 1.4, Figure 1.3 revised
		7	Figure 1.4 NOTE3 added
		8	Table 1.5 revised
		9	Table 1.6 NOTE2 added
		13	Figure 3.1 revised
		14	Figure 3.2 revised
		15	Table 4.1; "0000h to 003Fh" → "0000h to 002Fh" revised • NOTE3 added
		16	Table 4.2; "0040h to 007Fh" $\rightarrow$ "0030h to 007Fh" revised • 0032h, 0036h: "After reset" is revised • 0038h: NOTE revised • NOTES 2, 5, 6 revised and NOTE 7, 8 added
		19	Table 4.5 NOTE2 added
		28	Table 5.10 revised
		48 to 66	5.2 J, K Version added
1.20	Jan 17, 2007	18	Table 4.4 NOTE2 added
1.30	May 25, 2007	2	Table 1.1 revised
		3	Table 1.2 revised
		5	Table 1.3 revised
		6	Figure 1.2 revised
		7	Table 1.4 revised
		8	Figure 1.3 revised
		9	Figure 1.4 NOTE4 added
		15	Figure 3.1 part number revised

## RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
  Pines
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
  But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
  All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
  All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the data the discovered in this document, but Renesas as a such as the development of the purpose of any there military use. When exporting the products or the technology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
  Renesas has used reasonable care in compling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a set experiment on the data discover the purpose of any damages incurred as a disclosed by Renesas state and applications, and proceedures required by the explanability of the total system before deciding about the applicability of a state of the data disclosed through the representation ward reside of the data disclosed thy the explanability of the data disclosed through the explanability of the total system before deciding about the applicability of a state of the data disclosed through the data disclosed through the data disclos



## **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

## Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

## Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com