



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SIO, SSU, UART/USART |
| Peripherals | LED, POR, Voltage Detect, WDT |
| Number of I/O | 25 |
| Program Memory Size | 24KB (24K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1.5K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 5.5V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21265sdfp-x6 |

1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C CPU core, and are packaged in a 32-pin molded-plastic LQFP. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed.

Furthermore, the R8C/27 Group has on-chip data flash (1 KB \times 2 blocks).

The difference between the R8C/26 Group and R8C/27 Group is only the presence or absence of data flash.

Their peripheral functions are the same.

1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer products, automotive, etc.

1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/26 Group and Table 1.2 outlines the Functions and Specifications for R8C/27 Group.

Table 1.1 Functions and Specifications for R8C/26 Group

| | Item | Specification |
|-------------------------------|------------------------------------|---|
| CPU | Number of fundamental instructions | 89 instructions |
| | Minimum instruction execution time | 50 ns ($f(XIN) = 20$ MHz, $VCC = 3.0$ to 5.5 V) (other than K version) 62.5 ns ($f(XIN) = 16$ MHz, $VCC = 3.0$ to 5.5 V) (K version) 100 ns ($f(XIN) = 10$ MHz, $VCC = 2.7$ to 5.5 V) 200 ns ($f(XIN) = 5$ MHz, $VCC = 2.2$ to 5.5 V) (N, D version) |
| | Operating mode | Single-chip |
| | Address space | 1 Mbyte |
| | Memory capacity | Refer to Table 1.3 Product Information for R8C/26 Group |
| Peripheral Functions | Ports | I/O ports: 25 pins, Input port: 3 pins |
| | LED drive ports | I/O ports: 8 pins (N, D version) |
| | Timers | Timer RA: 8 bits \times 1 channel Timer RB: 8 bits \times 1 channel (Each timer equipped with 8-bit prescaler) Timer RC: 16 bits \times 1 channel (Input capture and output compare circuits) Timer RE: With real-time clock and compare match function (For J, K version, compare match function only.) |
| | Serial interfaces | 2 channels (UART0, UART1) Clock synchronous serial I/O, UART |
| | Clock synchronous serial interface | 1 channel I ² C bus Interface ⁽¹⁾ Clock synchronous serial I/O with chip select |
| | LIN module | Hardware LIN: 1 channel (timer RA, UART0) |
| | A/D converter | 10-bit A/D converter: 1 circuit, 12 channels |
| | Watchdog timer | 15 bits \times 1 channel (with prescaler) Start-on-reset selectable |
| | Interrupts | Internal: 15 sources, External: 4 sources, Software: 4 sources, Priority levels: 7 levels |
| | Clock generation circuits | 3 circuits <ul style="list-style-type: none"> XIN clock generation circuit (with on-chip feedback resistor) On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has a frequency adjustment function XCIN clock generation circuit (32 kHz) (N, D version) Real-time clock (timer RE) (N, D version) |
| | Oscillation-stopped detector | XIN clock oscillation stop detection function |
| | Voltage detection circuit | On-chip |
| | Power-on reset circuit | On-chip |
| Electrical Characteristics | Supply voltage | $VCC = 3.0$ to 5.5 V ($f(XIN) = 20$ MHz) (other than K version) $VCC = 3.0$ to 5.5 V ($f(XIN) = 16$ MHz) (K version) $VCC = 2.7$ to 5.5 V ($f(XIN) = 10$ MHz) $VCC = 2.2$ to 5.5 V ($f(XIN) = 5$ MHz) (N, D version) |
| | Current consumption (N, D version) | Typ. 10 mA ($VCC = 5.0$ V, $f(XIN) = 20$ MHz) Typ. 6 mA ($VCC = 3.0$ V, $f(XIN) = 10$ MHz) Typ. 2.0 μ A ($VCC = 3.0$ V, wait mode ($f(XCIN) = 32$ kHz)) Typ. 0.7 μ A ($VCC = 3.0$ V, stop mode) |
| Flash Memory | Programming and erasure voltage | $VCC = 2.7$ to 5.5 V |
| | Programming and erasure endurance | 100 times |
| Operating Ambient Temperature | | -20 to 85°C (N version) -40 to 85°C (D, J version) ⁽²⁾ , -40 to 125°C (K version) ⁽²⁾ |
| Package | | 32-pin molded-plastic LQFP |

NOTES:

- I²C bus is a trademark of Koninklijke Philips Electronics N. V.
- Specify the D, K version if D, K version functions are to be used.

Table 1.2 Functions and Specifications for R8C/27 Group

| Item | | Specification |
|-------------------------------|------------------------------------|--|
| CPU | Number of fundamental instructions | 89 instructions |
| | Minimum instruction execution time | 50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version) 62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version) |
| | Operating mode | Single-chip |
| | Address space | 1 Mbyte |
| | Memory capacity | Refer to Table 1.4 Product Information of R8C/27 Group |
| | | |
| Peripheral Functions | Ports | I/O ports: 25 pins, Input port: 3 pins |
| | LED drive ports | I/O ports: 8 pins (N, D version) |
| | Timers | Timer RA: 8 bits × 1 channel Timer RB: 8 bits × 1 channel (Each timer equipped with 8-bit prescaler) Timer RC: 16 bits × 1 channel (Input capture and output compare circuits) Timer RE: With real-time clock and compare match function (For J, K version, compare match function only.) |
| | Serial interfaces | 2 channels (UART0, UART1) Clock synchronous serial I/O, UART |
| | Clock synchronous serial interface | 1 channel I ² C bus Interface ⁽¹⁾ Clock synchronous serial I/O with chip select |
| | LIN module | Hardware LIN: 1 channel (timer RA, UART0) |
| | A/D converter | 10-bit A/D converter: 1 circuit, 12 channels |
| | Watchdog timer | 15 bits × 1 channel (with prescaler) Start-on-reset selectable |
| | Interrupts | Internal: 15 sources, External: 4 sources, Software: 4 sources, Priority levels: 7 levels |
| | Clock generation circuits | 3 circuits <ul style="list-style-type: none"> • XIN clock generation circuit (with on-chip feedback resistor) • On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has a frequency adjustment function • XCIN clock generation circuit (32 kHz) (N, D version) • Real-time clock (timer RE) (N, D version) |
| | Oscillation-stopped detector | XIN clock oscillation stop detection function |
| | Voltage detection circuit | On-chip |
| | Power-on reset circuit | On-chip |
| | | |
| Electrical Characteristics | Supply voltage | VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version) VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz) (K version) VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz) VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version) |
| | Current consumption (N, D version) | Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 2.0 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz) Typ. 0.7 μA (VCC = 3.0 V, stop mode) |
| Flash Memory | Programming and erasure voltage | VCC = 2.7 to 5.5 V |
| | Programming and erasure endurance | 10,000 times (data flash) 1,000 times (program ROM) |
| Operating Ambient Temperature | | -20 to 85°C (N version) -40 to 85°C (D, J version) ⁽²⁾ , -40 to 125°C (K version) ⁽²⁾ |
| Package | | 32-pin molded-plastic LQFP |

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D, K version if D, K version functions are to be used.

1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).




Figure 1.4 Pin Assignments (Top View)

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

3. Memory

3.1 R8C/26 Group

Figure 3.1 is a Memory Map of R8C/26 Group. The R8C/26 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/26 Group

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Table 4.1 SFR Information (1)(1)

| Address | Register | Symbol | After reset |
|---------|---|--------|---------------------------------|
| 0000h | | | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 01101000b |
| 0007h | System Clock Control Register 1 | CM1 | 00100000b |
| 0008h | | | |
| 0009h | | | |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | | | |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | XXh |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDC | 00X11111b |
| 0010h | Address Match Interrupt Register 0 | RMAD0 | 00h |
| 0011h | | | 00h |
| 0012h | | | 00h |
| 0013h | Address Match Interrupt Enable Register | AIER | 00h |
| 0014h | Address Match Interrupt Register 1 | RMAD1 | 00h |
| 0015h | | | 00h |
| 0016h | | | 00h |
| 0017h | | | 00h |
| 0018h | | | |
| 0019h | | | |
| 001Ah | | | |
| 001Bh | | | |
| 001Ch | Count Source Protection Mode Register | CSPR | 00h 10000000b ⁽²⁾ |
| 001Dh | | | |
| 001Eh | | | |
| 001Fh | | | |
| 0020h | | | |
| 0021h | | | |
| 0022h | | | |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRA0 | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h | | | |
| 0027h | | | |
| 0028h | Clock Prescaler Reset Flag | CPSRF | 00h |
| 0029h | High-Speed On-Chip Oscillator Control Register 4 ⁽³⁾ | FRA4 | When shipping |
| 002Ah | | | |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 ⁽³⁾ | FRA6 | When shipping |
| 002Ch | High-Speed On-Chip Oscillator Control Register 7 ⁽³⁾ | FRA7 | When shipping |
| 002Dh | | | |
| 002Eh | | | |
| 002Fh | | | |

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The CSPROINI bit in the OFS register is set to 0.
3. In J, K version these regions are reserved. Do not access locations in these regions.

Table 5.3 A/D Converter Characteristics

| Symbol | Parameter | | Conditions | Standard | | | Unit |
|--------------|-------------------------------------|-------------------------|--|----------|------|-----------|---------------|
| | | | | Min. | Typ. | Max. | |
| — | Resolution | | $V_{ref} = AV_{CC}$ | — | — | 10 | Bits |
| — | Absolute accuracy | 10-bit mode | $\phi_{AD} = 10 \text{ MHz}$, $V_{ref} = AV_{CC} = 5.0 \text{ V}$ | — | — | ± 3 | LSB |
| | | 8-bit mode | $\phi_{AD} = 10 \text{ MHz}$, $V_{ref} = AV_{CC} = 5.0 \text{ V}$ | — | — | ± 2 | LSB |
| | | 10-bit mode | $\phi_{AD} = 10 \text{ MHz}$, $V_{ref} = AV_{CC} = 3.3 \text{ V}$ | — | — | ± 5 | LSB |
| | | 8-bit mode | $\phi_{AD} = 10 \text{ MHz}$, $V_{ref} = AV_{CC} = 3.3 \text{ V}$ | — | — | ± 2 | LSB |
| | | 10-bit mode | $\phi_{AD} = 5 \text{ MHz}$, $V_{ref} = AV_{CC} = 2.2 \text{ V}$ | — | — | ± 5 | LSB |
| | | 8-bit mode | $\phi_{AD} = 5 \text{ MHz}$, $V_{ref} = AV_{CC} = 2.2 \text{ V}$ | — | — | ± 2 | LSB |
| R_{ladder} | Resistor ladder | | $V_{ref} = AV_{CC}$ | 10 | — | 40 | $k\Omega$ |
| t_{conv} | Conversion time | 10-bit mode | $\phi_{AD} = 10 \text{ MHz}$, $V_{ref} = AV_{CC} = 5.0 \text{ V}$ | 3.3 | — | — | μs |
| | | 8-bit mode | $\phi_{AD} = 10 \text{ MHz}$, $V_{ref} = AV_{CC} = 5.0 \text{ V}$ | 2.8 | — | — | μs |
| V_{ref} | Reference voltage | | | 2.2 | — | AV_{CC} | V |
| V_{IA} | Analog input voltage ⁽²⁾ | | | 0 | — | AV_{CC} | V |
| — | A/D operating clock frequency | Without sample and hold | $V_{ref} = AV_{CC} = 2.7 \text{ to } 5.5 \text{ V}$ | 0.25 | — | 10 | MHz |
| | | With sample and hold | $V_{ref} = AV_{CC} = 2.7 \text{ to } 5.5 \text{ V}$ | 1 | — | 10 | MHz |
| | | Without sample and hold | $V_{ref} = AV_{CC} = 2.2 \text{ to } 5.5 \text{ V}$ | 0.25 | — | 5 | MHz |
| | | With sample and hold | $V_{ref} = AV_{CC} = 2.2 \text{ to } 5.5 \text{ V}$ | 1 | — | 5 | MHz |

NOTES:

1. $AV_{CC} = 2.2 \text{ to } 5.5 \text{ V}$ at $T_{opr} = -20 \text{ to } 85^\circ\text{C}$ (N version) / $-40 \text{ to } 85^\circ\text{C}$ (D version), unless otherwise specified.
2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.


**Figure 5.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit**

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

| Symbol | Parameter | Conditions | Standard | | | Unit |
|-------------------------|---|----------------------------|----------------------|------|------------------------------|-------|
| | | | Min. | Typ. | Max. | |
| – | Program/erase endurance ⁽²⁾ | R8C/26 Group | 100 ⁽³⁾ | – | – | times |
| | | R8C/27 Group | 1,000 ⁽³⁾ | – | – | times |
| – | Byte program time | | – | 50 | 400 | μs |
| – | Block erase time | | – | 0.4 | 9 | s |
| t _d (SR-SUS) | Time delay from suspend request until suspend | | – | – | 97 + CPU clock × 6 cycles | μs |
| – | Interval from erase start/restart until following suspend request | | 650 | – | – | μs |
| – | Interval from program start/restart until following suspend request | | 0 | – | – | ns |
| – | Time from suspend until program/erase restart | | – | – | 3 + CPU clock × 4 cycles | μs |
| – | Program, erase voltage | | 2.7 | – | 5.5 | V |
| – | Read voltage | | 2.2 | – | 5.5 | V |
| – | Program, erase temperature | | 0 | – | 60 | °C |
| – | Data hold time ⁽⁷⁾ | Ambient temperature = 55°C | 20 | – | – | year |

NOTES:

1. V_{CC} = 2.7 to 5.5 V at T_{opr} = 0 to 60°C, unless otherwise specified.
2. Definition of programming/erasure endurance
The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.9 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics⁽³⁾

| Symbol | Parameter | Condition | Standard | | | Unit |
|-------------------|---|-----------|----------|------|-------------------|---------|
| | | | Min. | Typ. | Max. | |
| V _{por1} | Power-on reset valid voltage ⁽⁴⁾ | | – | – | 0.1 | V |
| V _{por2} | Power-on reset or voltage monitor 0 reset valid voltage | | 0 | – | V _{det0} | V |
| t _{trh} | External power V _{CC} rise gradient ⁽²⁾ | | 20 | – | – | mV/msec |

NOTES:

1. The measurement condition is $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. This condition (external power V_{CC} rise gradient) does not apply if $V_{CC} \geq 1.0$ V.
3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
4. $t_{w(port1)}$ indicates the duration the external power V_{CC} must be held below the effective voltage (V_{port1}) to enable a power on reset. When turning on the power for the first time, maintain $t_{w(port1)}$ for 30 s or more if $-20^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$, maintain $t_{w(port1)}$ for 3,000 s or more if $-40^{\circ}\text{C} \leq T_{opr} < -20^{\circ}\text{C}$.





Figure 5.3 Reset Circuit Electrical Characteristics

Table 5.17 Electrical Characteristics (3) [V_{CC} = 5 V]
(T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

| Symbol | Parameter | Condition | Standard | | | Unit |
|-----------------|--|-----------|----------|------|------|------|
| | | | Min. | Typ. | Max. | |
| I _{CC} | Power supply current (V _{CC} = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are V _{SS} | Wait mode | — | 25 | 75 | μA |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | Stop mode | — | 0.8 | 3.0 | μA |
| | | | | | | |

Timing Requirements**(Unless Otherwise Specified: $V_{CC} = 5\text{ V}$, $V_{SS} = 0\text{ V}$ at $T_{opr} = 25^{\circ}\text{C}$) [$V_{CC} = 5\text{ V}$]****Table 5.18 XIN Input, XCIN Input**

| Symbol | Parameter | Standard | | Unit |
|----------------|-----------------------|----------|------|---------------|
| | | Min. | Max. | |
| $t_{c(XIN)}$ | XIN input cycle time | 50 | – | ns |
| $t_{WH(XIN)}$ | XIN input "H" width | 25 | – | ns |
| $t_{WL(XIN)}$ | XIN input "L" width | 25 | – | ns |
| $t_{c(XCIN)}$ | XCIN input cycle time | 14 | – | μs |
| $t_{WH(XCIN)}$ | XCIN input "H" width | 7 | – | μs |
| $t_{WL(XCIN)}$ | XCIN input "L" width | 7 | – | μs |

**Figure 5.8 XIN Input and XCIN Input Timing Diagram when $V_{CC} = 5\text{ V}$** **Table 5.19 TRAIO Input**

| Symbol | Parameter | Standard | | Unit |
|-----------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_{c(TRAIO)}$ | TRAIO input cycle time | 100 | – | ns |
| $t_{WH(TRAIO)}$ | TRAIO input "H" width | 40 | – | ns |
| $t_{WL(TRAIO)}$ | TRAIO input "L" width | 40 | – | ns |



**Figure 5.9 TRAIO Input Timing Diagram when $V_{CC} = 5\text{ V}$**

Table 5.26 Serial Interface

| Symbol | Parameter | Standard | | Unit |
|---------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_{c(CK)}$ | CLKi input cycle time | 300 | — | ns |
| $t_{w(CKH)}$ | CLKi input "H" width | 150 | — | ns |
| $t_{w(CKL)}$ | CLKi Input "L" width | 150 | — | ns |
| $t_{d(C-Q)}$ | TXDi output delay time | — | 80 | ns |
| $t_{h(C-Q)}$ | TXDi hold time | 0 | — | ns |
| $t_{su(D-C)}$ | RXDi input setup time | 70 | — | ns |
| $t_{h(C-D)}$ | RXDi input hold time | 90 | — | ns |

i = 0 or 1

**Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V****Table 5.27 External Interrupt \overline{INTi} (i = 0, 1, 3) Input**

| Symbol | Parameter | Standard | | Unit |
|--------------|-----------------------------------|--------------------|------|------|
| | | Min. | Max. | |
| $t_{w(INH)}$ | \overline{INTi} input "H" width | 380 ⁽¹⁾ | — | ns |
| $t_{w(INL)}$ | \overline{INTi} input "L" width | 380 ⁽²⁾ | — | ns |

NOTES:

1. When selecting the digital filter by the \overline{INTi} input filter select bit, use an \overline{INTi} input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the \overline{INTi} input filter select bit, use an \overline{INTi} input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.


**Figure 5.15 External Interrupt \overline{INTi} Input Timing Diagram when Vcc = 3 V**

Table 5.28 Electrical Characteristics (5) [V_{CC} = 2.2 V]

| Symbol | Parameter | | Condition | | Standard | | | Unit |
|----------------------------------|---------------------|---|-------------------------|---------------------------|-----------------------|------|-----------------|------|
| | | | | | Min. | Typ. | Max. | |
| V _{OH} | Output "H" voltage | Except P1_0 to P1_7, XOUT | I _{OH} = -1 mA | | V _{CC} - 0.5 | — | V _{CC} | V |
| | | P1_0 to P1_7 | Drive capacity HIGH | I _{OH} = -2 mA | V _{CC} - 0.5 | — | V _{CC} | V |
| | | | Drive capacity LOW | I _{OH} = -1 mA | V _{CC} - 0.5 | — | V _{CC} | V |
| | | XOUT | Drive capacity HIGH | I _{OH} = -0.1 mA | V _{CC} - 0.5 | — | V _{CC} | V |
| | | | Drive capacity LOW | I _{OH} = -50 μA | V _{CC} - 0.5 | — | V _{CC} | V |
| V _{OL} | Output "L" voltage | Except P1_0 to P1_7, XOUT | I _{OL} = 1 mA | | — | — | 0.5 | V |
| | | P1_0 to P1_7 | Drive capacity HIGH | I _{OL} = 2 mA | — | — | 0.5 | V |
| | | | Drive capacity LOW | I _{OL} = 1 mA | — | — | 0.5 | V |
| | | XOUT | Drive capacity HIGH | I _{OL} = 0.1 mA | — | — | 0.5 | V |
| | | | Drive capacity LOW | I _{OL} = 50 μA | — | — | 0.5 | V |
| V _{T+} -V _{T-} | Hysteresis | INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO | | | 0.05 | 0.3 | — | V |
| | | RESET | | | 0.05 | 0.15 | — | V |
| I _{IH} | Input "H" current | | V _I = 2.2 V | | — | — | 4.0 | μA |
| I _{IL} | Input "L" current | | V _I = 0 V | | — | — | -4.0 | μA |
| R _{PULLUP} | Pull-up resistance | | V _I = 0 V | | 100 | 200 | 600 | kΩ |
| R _{FXIN} | Feedback resistance | XIN | | | — | 5 | — | MΩ |
| R _{FXCIN} | Feedback resistance | XCIN | | | — | 35 | — | MΩ |
| V _{RAM} | RAM hold voltage | | During stop mode | | 1.8 | — | — | V |


NOTE:

- V_{CC} = 2.2 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

Table 5.32 Serial Interface

| Symbol | Parameter | Standard | | Unit |
|---------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_{c(CK)}$ | CLKi input cycle time | 800 | — | ns |
| $t_{w(CKH)}$ | CLKi input “H” width | 400 | — | ns |
| $t_{w(CKL)}$ | CLKi input “L” width | 400 | — | ns |
| $t_{d(C-Q)}$ | TXDi output delay time | — | 200 | ns |
| $t_{h(C-Q)}$ | TXDi hold time | 0 | — | ns |
| $t_{su(D-C)}$ | RXDi input setup time | 150 | — | ns |
| $t_{h(C-D)}$ | RXDi input hold time | 90 | — | ns |

i = 0 or 1

**Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V****Table 5.33 External Interrupt \overline{INTi} (i = 0, 1, 3) Input**

| Symbol | Parameter | Standard | | Unit |
|--------------|-----------------------------------|---------------------|------|------|
| | | Min. | Max. | |
| $t_{w(INH)}$ | \overline{INTi} input “H” width | 1000 ⁽¹⁾ | — | ns |
| $t_{w(INL)}$ | \overline{INTi} input “L” width | 1000 ⁽²⁾ | — | ns |

NOTES:

1. When selecting the digital filter by the \overline{INTi} input filter select bit, use an \overline{INTi} input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the \overline{INTi} input filter select bit, use an \overline{INTi} input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.


**Figure 5.19 External Interrupt \overline{INTi} Input Timing Diagram when Vcc = 2.2 V**

Table 5.38 Flash Memory (Data flash Block A, Block B) Electrical Characteristics⁽⁴⁾


| Symbol | Parameter | Conditions | Standard | | | Unit |
|-------------------------|---|----------------------------|-----------------------|------|------------------------------|-------|
| | | | Min. | Typ. | Max. | |
| — | Program/erase endurance ⁽²⁾ | | 10,000 ⁽³⁾ | — | — | times |
| — | Byte program time (program/erase endurance ≤ 1,000 times) | | — | 50 | 400 | μs |
| — | Byte program time (program/erase endurance > 1,000 times) | | — | 65 | — | μs |
| — | Block erase time (program/erase endurance ≤ 1,000 times) | | — | 0.2 | 9 | s |
| — | Block erase time (program/erase endurance > 1,000 times) | | — | 0.3 | — | s |
| t _d (SR-SUS) | Time delay from suspend request until suspend | | — | — | 97 + CPU clock × 6 cycles | μs |
| — | Interval from erase start/restart until following suspend request | | 650 | — | — | μs |
| — | Interval from program start/restart until following suspend request | | 0 | — | — | ns |
| — | Time from suspend until program/erase restart | | — | — | 3 + CPU clock × 4 cycles | μs |
| — | Program, erase voltage | | 2.7 | — | 5.5 | V |
| — | Read voltage | | 2.7 | — | 5.5 | V |
| — | Program, erase temperature | | -40 | — | 85 ⁽⁸⁾ | °C |
| — | Data hold time ⁽⁹⁾ | Ambient temperature = 55°C | 20 | — | — | year |

NOTES:


1. V_{CC} = 2.7 to 5.5 V at T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. Definition of programming/erasure endurance
The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
8. 125°C for K version.
9. The data hold time includes time that the power supply is off or the clock is not supplied.

Timing requirements**(Unless Otherwise Specified: $V_{CC} = 3\text{ V}$, $V_{SS} = 0\text{ V}$ at $T_{opr} = 25^{\circ}\text{C}$) [$V_{CC} = 3\text{ V}$]****Table 5.55 XIN Input**

| Symbol | Parameter | Standard | | Unit |
|---------------|----------------------|----------|------|------|
| | | Min. | Max. | |
| $t_{c(XIN)}$ | XIN input cycle time | 100 | – | ns |
| $t_{WH(XIN)}$ | XIN input "H" width | 40 | – | ns |
| $t_{WL(XIN)}$ | XIN input "L" width | 40 | – | ns |


**Figure 5.31 XIN Input Timing Diagram when $V_{CC} = 3\text{ V}$** **Table 5.56 TRAIO Input**

| Symbol | Parameter | Standard | | Unit |
|-----------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_{c(TRAIO)}$ | TRAIO input cycle time | 300 | – | ns |
| $t_{WH(TRAIO)}$ | TRAIO input "H" width | 120 | – | ns |
| $t_{WL(TRAIO)}$ | TRAIO input "L" width | 120 | – | ns |

**Figure 5.32 TRAIO Input Timing Diagram when $V_{CC} = 3\text{ V}$**

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Technology website.



REVISION HISTORY

R8C/26 Group, R8C/27 Group Datasheet

| Rev. | Date | Description | |
|-------|--------------|-------------|--|
| | | Page | Summary |
| 1.30 | May 25, 2007 | 16 | Figure 3.2 part number revised |
| | | 30 | Table 5.10 revised |
| | | 53 | Table 5.39 NOTE4 added |
| | | 55 | Table 5.42 revised |
| 1.40a | Jun 14, 2007 | 5, 7 | Table 1.3 and Table 1.4 revised |
| 2.00 | Mar 01, 2008 | 1, 49 | 1.1, 5.2 "J and K versions are ..." deleted |
| | | 5, 7 | Table 1.3, Table 1.4 revised |
| | | 11 | Table 1.6 NOTE3 added |
| | | 15, 16 | Figure 3.1, Figure 3.2; "Expanded area" deleted |
| | | 17 | Table 4.1 "002Ch" added |
| | | 18 | Table 4.2 "0036h"; J, K version "0100X000b" → "0100X001b" |
| | | 24, 49 | Table 5.2, Table 5.35; NOTE2 revised |
| 2.10 | Sep 26, 2008 | 30 | Table 5.10 revised, NOTE4 added |
| | | – | "RENESAS TECHNICAL UP DATE" reflected: TN-16C-A172A/E |
| | | 26, 51 | Table 5.4, Table 5.37 NOTE2, NOTE4 revised |
| | | 27, 52 | Table 5.5, Table 5.38 NOTE2, NOTE5 revised |
| | | 53 | Table 5.39 Parameter: Voltage monitor 1 reset generation time added NOTE5 added |
| | | | Table 5.40 revised |
| | | 54 | Table 5.41 revised |
| | | | Figure 5.22 revised |
| | | | |

All trademarks and registered trademarks are the property of their respective owners.