



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | R8C   |
| Core Size                  | 16-Bit  |
| Speed                      | 20MHz   |
| Connectivity               | I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART  |
| Peripherals                | LED, POR, Voltage Detect, WDT   |
| Number of I/O              | 25  |
| Program Memory Size        | 24KB (24K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 1.5K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 5.5V   |
| Data Converters            | A/D 12x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -20°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 32-LQFP   |
| Supplier Device Package    | 32-LQFP (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21265snfp-v2">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21265snfp-v2</a> |

### 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.



**Figure 1.1 Block Diagram**


Table 1.4 Product Information for R8C/27 Group

Current of Sep. 2008

| Part No.        | ROM Capacity |             | RAM Capacity | Package Type | Remarks   |  |
|-----------------|--------------|-------------|--------------|--------------|-----------|--|
|                 | Program ROM  | Data flash  |              |              |           |  |
| R5F21272SNFP    | 8 Kbytes     | 1 Kbyte × 2 | 512 bytes    | PLQP0032GB-A | N version |  |
| R5F21274SNFP    | 16 Kbytes    | 1 Kbyte × 2 | 1 Kbyte      | PLQP0032GB-A |           |  |
| R5F21275SNFP    | 24 Kbytes    | 1 Kbyte × 2 | 1.5 Kbytes   | PLQP0032GB-A |           |  |
| R5F21276SNFP    | 32 Kbytes    | 1 Kbyte × 2 | 1.5 Kbytes   | PLQP0032GB-A |           |  |
| R5F21272SDFP    | 8 Kbytes     | 1 Kbyte × 2 | 512 bytes    | PLQP0032GB-A | D version |  |
| R5F21274SDFP    | 16 Kbytes    | 1 Kbyte × 2 | 1 Kbyte      | PLQP0032GB-A |           |  |
| R5F21275SDFP    | 24 Kbytes    | 1 Kbyte × 2 | 1.5 Kbytes   | PLQP0032GB-A |           |  |
| R5F21276SDFP    | 32 Kbytes    | 1 Kbyte × 2 | 1.5 Kbytes   | PLQP0032GB-A |           |  |
| R5F21274JFP     | 16 Kbytes    | 1 Kbyte × 2 | 1 Kbyte      | PLQP0032GB-A | J version |  |
| R5F21276JFP     | 32 Kbytes    | 1 Kbyte × 2 | 1.5 Kbytes   | PLQP0032GB-A |           |  |
| R5F21274KFP     | 16 Kbytes    | 1 Kbyte × 2 | 1 Kbyte      | PLQP0032GB-A | K version |  |
| R5F21276KFP     | 32 Kbytes    | 1 Kbyte × 2 | 1.5 Kbytes   | PLQP0032GB-A |           |  |
| R5F21272SNXXXFP | 8 Kbytes     | 1 Kbyte × 2 | 512 bytes    | PLQP0032GB-A | N version | Factory programming product <sup>(1)</sup> |
| R5F21274SNXXXFP | 16 Kbytes    | 1 Kbyte × 2 | 1 Kbyte      | PLQP0032GB-A |           |  |
| R5F21275SNXXXFP | 24 Kbytes    | 1 Kbyte × 2 | 1.5 Kbytes   | PLQP0032GB-A |           |  |
| R5F21276SNXXXFP | 32 Kbytes    | 1 Kbyte × 2 | 1.5 Kbytes   | PLQP0032GB-A |           |  |
| R5F21272SDXXXFP | 8 Kbytes     | 1 Kbyte × 2 | 512 bytes    | PLQP0032GB-A | D version |  |
| R5F21274SDXXXFP | 16 Kbytes    | 1 Kbyte × 2 | 1 Kbyte      | PLQP0032GB-A |           |  |
| R5F21275SDXXXFP | 24 Kbytes    | 1 Kbyte × 2 | 1.5 Kbytes   | PLQP0032GB-A |           |  |
| R5F21276SDXXXFP | 32 Kbytes    | 1 Kbyte × 2 | 1.5 Kbytes   | PLQP0032GB-A |           |  |
| R5F21274JXXXFP  | 16 Kbytes    | 1 Kbyte × 2 | 1 Kbyte      | PLQP0032GB-A | J version |  |
| R5F21276JXXXFP  | 32 Kbytes    | 1 Kbyte × 2 | 1.5 Kbytes   | PLQP0032GB-A |           |  |
| R5F21274KXXXFP  | 16 Kbytes    | 1 Kbyte × 2 | 1 Kbyte      | PLQP0032GB-A | K version |  |
| R5F21276KXXXFP  | 32 Kbytes    | 1 Kbyte × 2 | 1.5 Kbytes   | PLQP0032GB-A |           |  |

NOTE:

1. The user ROM is programmed before shipment.



**Figure 1.3** Part Number, Memory Size, and Package of R8C/27 Group

## 1.6 Pin Functions

Table 1.5 lists Pin Functions.

**Table 1.5 Pin Functions**

| Type  | Symbol   | I/O Type | Description  |
|---|--|----------|--|
| Power supply input                            | VCC, VSS   | I        | Apply 2.2 to 5.5 V (J, K version are 2.7 to 5.5 V) to the VCC pin. Apply 0 V to the VSS pin.   |
| Analog power supply input                     | AVCC, AVSS   | I        | Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.   |
| Reset input                                   | $\overline{\text{RESET}}$  | I        | Input "L" on this pin resets the MCU.  |
| MODE  | MODE   | I        | Connect this pin to VCC via a resistor.  |
| XIN clock input                               | XIN  | I        | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an external clock, input it to the XIN pin and leave the XOUT pin open.  |
| XIN clock output                              | XOUT   | O        |  |
| XCIN clock input (N, D version)               | XCIN   | I        | These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUNT pins. To use an external clock, input it to the XCIN pin and leave the XCOUNT pin open.  |
| XCIN clock output (N, D version)              | XCOUT  | O        |  |
| $\overline{\text{INT}}$ interrupt input       | $\overline{\text{INT0}}, \overline{\text{INT1}}, \overline{\text{INT3}}$ | I        | $\overline{\text{INT}}$ interrupt input pins   |
| Key input interrupt                           | $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$                       | I        | Key input interrupt input pins   |
| Timer RA                                      | TRA0   | O        | Timer RA output pin  |
|   | TRAIO  | I/O      | Timer RA I/O pin   |
| Timer RB                                      | TRBO   | O        | Timer RB output pin  |
| Timer RC                                      | TRCLK  | I        | External clock input pin   |
|   | TRCTR  | I        | External trigger input pin   |
|   | TRCIOA, TRCIOB, TRCIO, TRCIOD  | I/O      | Sharing output-compare output / input-capture input / PWM / PWM2 output pins   |
| Timer RE                                      | TREO   | O        | Timer RE output pin  |
| Serial interface                              | CLK0, CLK1   | I/O      | Clock I/O pin  |
|   | RXD0, RXD1   | I        | Receive data input pin   |
|   | TXD0, TXD1   | O        | Transmit data output pin   |
| I <sup>2</sup> C bus interface                | SCL  | I/O      | Clock I/O pin  |
|   | SDA  | I/O      | Data I/O pin   |
| Clock synchronous serial I/O with chip select | SSI  | I/O      | Data I/O pin   |
|   | $\overline{\text{SCS}}$  | I/O      | Chip-select signal I/O pin   |
|   | SSCK   | I/O      | Clock I/O pin  |
|   | SSO  | I/O      | Data I/O pin   |
| Reference voltage input                       | VREF   | I        | Reference voltage input pin to A/D converter   |
| A/D converter                                 | AN0 to AN11  | I        | Analog input pins to A/D converter   |
| I/O port                                      | P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5, P5_3, P5_4         | I/O      | CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P1_0 to P1_7 also function as LED drive ports (N, D version). |
| Input port                                    | P4_2, P4_6, P4_7   | I        | Input-only ports   |

I: Input      O: Output      I/O: Input and output

**Table 1.6 Pin Name Information by Pin Number**

| Pin Number | Control Pin               | Port | I/O Pin Functions for of Peripheral Modules |                         |                                     |   |                                |               |
|------------|---------------------------|------|---|-------------------------|-------------------------------------|---|--------------------------------|---------------|
|            |                           |      | Interrupt                                   | Timer                   | Serial Interface                    | Clock Synchronous Serial I/O with Chip Select | I <sup>2</sup> C bus Interface | A/D Converter |
| 1          |                           | P3_5 |   | (TRCIOD) <sup>(1)</sup> |                                     | SSCK  | SCL                            |               |
| 2          |                           | P3_7 |   | TRA0                    | RXD1/<br>(TXD1) <sup>(1, 3)</sup>   | SSO   |                                |               |
| 3          | RESET                     |      |   |                         |                                     |   |                                |               |
| 4          | XOUT/XCOUT <sup>(2)</sup> | P4_7 |   |                         |                                     |   |                                |               |
| 5          | VSS/AVSS                  |      |   |                         |                                     |   |                                |               |
| 6          | XIN/XCIN <sup>(2)</sup>   | P4_6 |   |                         |                                     |   |                                |               |
| 7          | VCC/AVCC                  |      |   |                         |                                     |   |                                |               |
| 8          | MODE                      |      |   |                         |                                     |   |                                |               |
| 9          |                           | P4_5 | INT0  |                         | (RXD1) <sup>(1, 3)</sup>            |   |                                |               |
| 10         |                           | P1_7 | INT1  | TRAIO                   |                                     |   |                                |               |
| 11         |                           | P3_6 | (INT1) <sup>(1)</sup>                       |                         | (TXD1)/<br>(RXD1) <sup>(1, 3)</sup> |   |                                |               |
| 12         |                           | P3_1 |   | TRBO                    |                                     |   |                                |               |
| 13         |                           | P5_4 |   | TRCIOD                  |                                     |   |                                |               |
| 14         |                           | P5_3 |   | TRCIOC                  |                                     |   |                                |               |
| 15         |                           | P1_6 |   |                         | CLK0                                | (SSI) <sup>(1)</sup>                          |                                |               |
| 16         |                           | P1_5 | (INT1) <sup>(1)</sup>                       | (TRAIO) <sup>(1)</sup>  | RXD0                                |   |                                |               |
| 17         |                           | P1_4 |   |                         | TXD0                                |   |                                |               |
| 18         |                           | P1_3 | KI3   | (TRBO)                  |                                     |   |                                | AN11          |
| 19         |                           | P1_2 | KI2   | TRCIOB                  |                                     |   |                                | AN10          |
| 20         | VRFF                      | P4_2 |   |                         |                                     |   |                                |               |
| 21         |                           | P1_1 | KI1   | TRCIOA/<br>TRCTRG       |                                     |   |                                | AN9           |
| 22         |                           | P1_0 | KI0   |                         |                                     |   |                                | AN8           |
| 23         |                           | P3_3 | INT3  | TRCCLK                  |                                     | SSI   |                                |               |
| 24         |                           | P3_4 |   | (TRCIOC) <sup>(1)</sup> |                                     | SCS   | SDA                            |               |
| 25         |                           | P0_7 |   |                         |                                     |   |                                | AN0           |
| 26         |                           | P0_6 |   |                         |                                     |   |                                | AN1           |
| 27         |                           | P0_5 |   |                         | CLK1                                |   |                                | AN2           |
| 28         |                           | P0_4 |   | TREO                    |                                     |   |                                | AN3           |
| 29         |                           | P0_3 |   |                         |                                     |   |                                | AN4           |
| 30         |                           | P0_2 |   |                         |                                     |   |                                | AN5           |
| 31         |                           | P0_1 |   |                         |                                     |   |                                | AN6           |
| 32         |                           | P0_0 |   |                         | (TXD1) <sup>(1, 3)</sup>            |   |                                | AN7           |

## NOTES:

1. This can be assigned to the pin in parentheses by a program.
2. XCIN, XCOU can be used only for N or D version.
3. For the combination of using pins TXD1 and RXD1, refer to **Figure 15.7 Registers PINSR1 and PMR** of Hardware Manual (REJ09B0278).

### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

**Table 4.2 SFR Information (2)(1)**

| Address | Register                                       | Symbol      | After reset  |
|---------|--|-------------|--|
| 0030h   |  |             |  |
| 0031h   | Voltage Detection Register 1 (2)               | VCA1        | 00001000b  |
| 0032h   | Voltage Detection Register 2 (2)               | VCA2        | <ul style="list-style-type: none"> <li>• N, D version 00h(3)</li> <li>00100000b(4)</li> <li>• J, K version 00h(7)</li> <li>01000000b(8)</li> </ul> |
| 0033h   |  |             |  |
| 0034h   |  |             |  |
| 0035h   |  |             |  |
| 0036h   | Voltage Monitor 1 Circuit Control Register (5) | VW1C        | <ul style="list-style-type: none"> <li>• N, D version 00001000b</li> <li>• J, K version 0000X000b(7)</li> <li>0100X001b(8)</li> </ul>              |
| 0037h   | Voltage Monitor 2 Circuit Control Register (5) | VW2C        | 00h  |
| 0038h   | Voltage Monitor 0 Circuit Control Register (6) | VW0C        | 0000X000b(3)   |
| 0039h   |  |             | 0100X001b(4)   |
| 003Fh   |  |             |  |
| 0040h   |  |             |  |
| 0041h   |  |             |  |
| 0042h   |  |             |  |
| 0043h   |  |             |  |
| 0044h   |  |             |  |
| 0045h   |  |             |  |
| 0046h   |  |             |  |
| 0047h   | Timer RC Interrupt Control Register            | TRCIC       | XXXXX000b  |
| 0048h   |  |             |  |
| 0049h   |  |             |  |
| 004Ah   | Timer RE Interrupt Control Register            | TREIC       | XXXXX000b  |
| 004Bh   |  |             |  |
| 004Ch   |  |             |  |
| 004Dh   | Key Input Interrupt Control Register           | KUPIC       | XXXXX000b  |
| 004Eh   | A/D Conversion Interrupt Control Register      | ADIC        | XXXXX000b  |
| 004Fh   | SSU/IIC bus Interrupt Control Register(9)      | SSUIC/IICIC | XXXXX000b  |
| 0050h   |  |             |  |
| 0051h   | UART0 Transmit Interrupt Control Register      | S0TIC       | XXXXX000b  |
| 0052h   | UART0 Receive Interrupt Control Register       | S0RIC       | XXXXX000b  |
| 0053h   | UART1 Transmit Interrupt Control Register      | S1TIC       | XXXXX000b  |
| 0054h   | UART1 Receive Interrupt Control Register       | S1RIC       | XXXXX000b  |
| 0055h   |  |             |  |
| 0056h   | Timer RA Interrupt Control Register            | TRAIC       | XXXXX000b  |
| 0057h   |  |             |  |
| 0058h   | Timer RB Interrupt Control Register            | TRBIC       | XXXXX000b  |
| 0059h   | INT1 Interrupt Control Register                | INT1IC      | XX00X000b  |
| 005Ah   | INT3 Interrupt Control Register                | INT3IC      | XX00X000b  |
| 005Bh   |  |             |  |
| 005Ch   |  |             |  |
| 005Dh   | INT0 Interrupt Control Register                | INT0IC      | XX00X000b  |
| 005Eh   |  |             |  |
| 005Fh   |  |             |  |
| 0060h   |  |             |  |
| 006Fh   |  |             |  |
| 0070h   |  |             |  |
| 007Fh   |  |             |  |

X: Undefined

**NOTES:**

- The blank regions are reserved. Do not access locations in these regions.
- (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.  
(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect this register.
- The LVD0ON bit in the OFS register is set to 1 and hardware reset.
- Power-on reset, voltage monitor 0 reset or the LVD0ON bit in the OFS register is set to 0, and hardware reset.
- (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.  
(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect b2 and b3.
- (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.  
(J, K version) These regions are reserved. Do not access locations in these regions.
- The LVD1ON bit in the OFS register is set to 1 and hardware reset.
- Power-on reset, voltage monitor 1 reset, or the LVD1ON bit in the OFS register is set to 0 and hardware reset.
- Selected by the IICSEL bit in the PMR register.



**Table 5.4 Flash Memory (Program ROM) Electrical Characteristics**

| Symbol                  | Parameter   | Conditions                 | Standard             |      |                              | Unit  |
|-------------------------|---|----------------------------|----------------------|------|------------------------------|-------|
|                         |   |                            | Min.                 | Typ. | Max.                         |       |
| –                       | Program/erase endurance <sup>(2)</sup>                              | R8C/26 Group               | 100 <sup>(3)</sup>   | –    | –                            | times |
|                         |   | R8C/27 Group               | 1,000 <sup>(3)</sup> | –    | –                            | times |
| –                       | Byte program time   |                            | –                    | 50   | 400                          | μs    |
| –                       | Block erase time  |                            | –                    | 0.4  | 9                            | s     |
| t <sub>d</sub> (SR-SUS) | Time delay from suspend request until suspend                       |                            | –                    | –    | 97 + CPU clock<br>× 6 cycles | μs    |
| –                       | Interval from erase start/restart until following suspend request   |                            | 650                  | –    | –                            | μs    |
| –                       | Interval from program start/restart until following suspend request |                            | 0                    | –    | –                            | ns    |
| –                       | Time from suspend until program/erase restart                       |                            | –                    | –    | 3 + CPU clock<br>× 4 cycles  | μs    |
| –                       | Program, erase voltage  |                            | 2.7                  | –    | 5.5                          | V     |
| –                       | Read voltage  |                            | 2.2                  | –    | 5.5                          | V     |
| –                       | Program, erase temperature  |                            | 0                    | –    | 60                           | °C    |
| –                       | Data hold time <sup>(7)</sup>                                       | Ambient temperature = 55°C | 20                   | –    | –                            | year  |

**NOTES:**

1. V<sub>CC</sub> = 2.7 to 5.5 V at T<sub>opr</sub> = 0 to 60°C, unless otherwise specified.
2. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.  
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

**Table 5.15 Electrical Characteristics (1) [V<sub>CC</sub> = 5 V]**

| Symbol                           | Parameter           |   | Condition                                   |                           | Standard              |      |                 | Unit |
|----------------------------------|---------------------|---|---|---------------------------|-----------------------|------|-----------------|------|
|                                  |                     |   |   |                           | Min.                  | Typ. | Max.            |      |
| V <sub>OH</sub>                  | Output "H" voltage  | Except P1_0 to P1_7, XOUT   | I <sub>OH</sub> = -5 mA                     |                           | V <sub>CC</sub> - 2.0 | —    | V <sub>CC</sub> | V    |
|                                  |                     |   | I <sub>OH</sub> = -200 μA                   |                           | V <sub>CC</sub> - 0.5 | —    | V <sub>CC</sub> | V    |
|                                  |                     | P1_0 to P1_7  | Drive capacity HIGH                         | I <sub>OH</sub> = -20 mA  | V <sub>CC</sub> - 2.0 | —    | V <sub>CC</sub> | V    |
|                                  |                     |   | Drive capacity LOW                          | I <sub>OH</sub> = -5 mA   | V <sub>CC</sub> - 2.0 | —    | V <sub>CC</sub> | V    |
|                                  |                     | XOUT  | Drive capacity HIGH                         | I <sub>OH</sub> = -1 mA   | V <sub>CC</sub> - 2.0 | —    | V <sub>CC</sub> | V    |
|                                  |                     |   | Drive capacity LOW                          | I <sub>OH</sub> = -500 μA | V <sub>CC</sub> - 2.0 | —    | V <sub>CC</sub> | V    |
| V <sub>OL</sub>                  | Output "L" voltage  | Except P1_0 to P1_7, XOUT   | I <sub>OL</sub> = 5 mA                      |                           | —                     | —    | 2.0             | V    |
|                                  |                     |   | I <sub>OL</sub> = 200 μA                    |                           | —                     | —    | 0.45            | V    |
|                                  |                     | P1_0 to P1_7  | Drive capacity HIGH                         | I <sub>OL</sub> = 20 mA   | —                     | —    | 2.0             | V    |
|                                  |                     |   | Drive capacity LOW                          | I <sub>OL</sub> = 5 mA    | —                     | —    | 2.0             | V    |
|                                  |                     | XOUT  | Drive capacity HIGH                         | I <sub>OL</sub> = 1 mA    | —                     | —    | 2.0             | V    |
|                                  |                     |   | Drive capacity LOW                          | I <sub>OL</sub> = 500 μA  | —                     | —    | 2.0             | V    |
| V <sub>T+</sub> -V <sub>T-</sub> | Hysteresis          | INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO |   |                           | 0.1                   | 0.5  | —               | V    |
|                                  |                     | RESET   |   |                           | 0.1                   | 1.0  | —               | V    |
| I <sub>IH</sub>                  | Input "H" current   |   | V <sub>I</sub> = 5 V, V <sub>CC</sub> = 5 V |                           | —                     | —    | 5.0             | μA   |
| I <sub>IL</sub>                  | Input "L" current   |   | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5 V |                           | —                     | —    | -5.0            | μA   |
| R <sub>PULLUP</sub>              | Pull-up resistance  |   | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5 V |                           | 30                    | 50   | 167             | kΩ   |
| R <sub>FXIN</sub>                | Feedback resistance | XIN   |   |                           | —                     | 1.0  | —               | MΩ   |
| R <sub>FXCIN</sub>               | Feedback resistance | XCIN  |   |                           | —                     | 18   | —               | MΩ   |
| V <sub>RAM</sub>                 | RAM hold voltage    |   | During stop mode                            |                           | 1.8                   | —    | —               | V    |

## NOTE:

- V<sub>CC</sub> = 4.2 to 5.5 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

**Table 5.16 Electrical Characteristics (2) [V<sub>CC</sub> = 5 V]**  
**(T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

| Symbol | Parameter   | Condition                          | Standard   |      |      | Unit |    |
|--------|---|------------------------------------|--|------|------|------|----|
|        |   |                                    | Min.   | Typ. | Max. |      |    |
| Icc    | Power supply current (Vcc = 3.3 to 5.5 V)<br>Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode              | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | –    | 10   | 17   | mA |
|        |   |                                    | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | –    | 9    | 15   | mA |
|        |   |                                    | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | –    | 6    | –    | mA |
|        |   |                                    | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | –    | 5    | –    | mA |
|        |   |                                    | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | –    | 4    | –    | mA |
|        |   |                                    | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | –    | 2.5  | –    | mA |
|        |   | High-speed on-chip oscillator mode | XIN clock off<br>High-speed on-chip oscillator on fOCO = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | –    | 10   | 15   | mA |
|        |   |                                    | XIN clock off<br>High-speed on-chip oscillator on fOCO = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | –    | 4    | –    | mA |
|        |   |                                    | XIN clock off<br>High-speed on-chip oscillator on fOCO = 10 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | –    | 5.5  | 10   | mA |
|        |   |                                    | XIN clock off<br>High-speed on-chip oscillator on fOCO = 10 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | –    | 2.5  | –    | mA |
|        |   | Low-speed on-chip oscillator mode  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8, FMR47 = 1  | –    | 130  | 300  | μA |
|        |   | Low-speed clock mode               | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz<br>FMR47 = 1   | –    | 130  | 300  | μA |
|        |   |                                    | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz<br>Program operation on RAM<br>Flash memory off, FMSTP = 1 | –    | 30   | –    | μA |

**Table 5.17 Electrical Characteristics (3) [V<sub>CC</sub> = 5 V]**  
**(T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

| Symbol          | Parameter  | Condition | Standard |      |      | Unit |
|-----------------|--|-----------|----------|------|------|------|
|                 |  |           | Min.     | Typ. | Max. |      |
| I <sub>CC</sub> | Power supply current<br>(V <sub>CC</sub> = 3.3 to 5.5 V)<br>Single-chip mode,<br>output pins are open,<br>other pins are V <sub>SS</sub> | Wait mode | —        | 25   | 75   | μA   |
|                 |  |           |          |      |      |      |
|                 |  |           |          |      |      |      |
|                 |  |           |          |      |      |      |
|                 |  | Stop mode | —        | 0.8  | 3.0  | μA   |
|                 |  |           |          |      |      |      |

**Table 5.28 Electrical Characteristics (5) [V<sub>CC</sub> = 2.2 V]**

| Symbol                           | Parameter           |   | Condition               |                           | Standard              |      |                 | Unit |
|----------------------------------|---------------------|---|-------------------------|---------------------------|-----------------------|------|-----------------|------|
|                                  |                     |   |                         |                           | Min.                  | Typ. | Max.            |      |
| V <sub>OH</sub>                  | Output "H" voltage  | Except P1_0 to P1_7, XOUT   | I <sub>OH</sub> = -1 mA |                           | V <sub>CC</sub> - 0.5 | —    | V <sub>CC</sub> | V    |
|                                  |                     | P1_0 to P1_7  | Drive capacity HIGH     | I <sub>OH</sub> = -2 mA   | V <sub>CC</sub> - 0.5 | —    | V <sub>CC</sub> | V    |
|                                  |                     |   | Drive capacity LOW      | I <sub>OH</sub> = -1 mA   | V <sub>CC</sub> - 0.5 | —    | V <sub>CC</sub> | V    |
|                                  |                     | XOUT  | Drive capacity HIGH     | I <sub>OH</sub> = -0.1 mA | V <sub>CC</sub> - 0.5 | —    | V <sub>CC</sub> | V    |
|                                  |                     |   | Drive capacity LOW      | I <sub>OH</sub> = -50 μA  | V <sub>CC</sub> - 0.5 | —    | V <sub>CC</sub> | V    |
| V <sub>OL</sub>                  | Output "L" voltage  | Except P1_0 to P1_7, XOUT   | I <sub>OL</sub> = 1 mA  |                           | —                     | —    | 0.5             | V    |
|                                  |                     | P1_0 to P1_7  | Drive capacity HIGH     | I <sub>OL</sub> = 2 mA    | —                     | —    | 0.5             | V    |
|                                  |                     |   | Drive capacity LOW      | I <sub>OL</sub> = 1 mA    | —                     | —    | 0.5             | V    |
|                                  |                     | XOUT  | Drive capacity HIGH     | I <sub>OL</sub> = 0.1 mA  | —                     | —    | 0.5             | V    |
|                                  |                     |   | Drive capacity LOW      | I <sub>OL</sub> = 50 μA   | —                     | —    | 0.5             | V    |
| V <sub>T+</sub> -V <sub>T-</sub> | Hysteresis          | INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO |                         |                           | 0.05                  | 0.3  | —               | V    |
|                                  |                     | RESET   |                         |                           | 0.05                  | 0.15 | —               | V    |
| I <sub>IH</sub>                  | Input "H" current   |   | V <sub>I</sub> = 2.2 V  |                           | —                     | —    | 4.0             | μA   |
| I <sub>IL</sub>                  | Input "L" current   |   | V <sub>I</sub> = 0 V    |                           | —                     | —    | -4.0            | μA   |
| R <sub>PULLUP</sub>              | Pull-up resistance  |   | V <sub>I</sub> = 0 V    |                           | 100                   | 200  | 600             | kΩ   |
| R <sub>FXIN</sub>                | Feedback resistance | XIN   |                         |                           | —                     | 5    | —               | MΩ   |
| R <sub>FXCIN</sub>               | Feedback resistance | XCIN  |                         |                           | —                     | 35   | —               | MΩ   |
| V <sub>RAM</sub>                 | RAM hold voltage    |   | During stop mode        |                           | 1.8                   | —    | —               | V    |


**NOTE:**

1. V<sub>CC</sub> = 2.2 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

**Table 5.32 Serial Interface**

| Symbol        | Parameter              | Standard |      | Unit |
|---------------|------------------------|----------|------|------|
|               |                        | Min.     | Max. |      |
| $t_{c(CK)}$   | CLKi input cycle time  | 800      | —    | ns   |
| $t_{w(CKH)}$  | CLKi input “H” width   | 400      | —    | ns   |
| $t_{w(CKL)}$  | CLKi input “L” width   | 400      | —    | ns   |
| $t_{d(C-Q)}$  | TXDi output delay time | —        | 200  | ns   |
| $t_{h(C-Q)}$  | TXDi hold time         | 0        | —    | ns   |
| $t_{su(D-C)}$ | RXDi input setup time  | 150      | —    | ns   |
| $t_{h(C-D)}$  | RXDi input hold time   | 90       | —    | ns   |


i = 0 or 1

**Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V****Table 5.33 External Interrupt  $\overline{INTi}$  (i = 0, 1, 3) Input**

| Symbol       | Parameter                         | Standard            |      | Unit |
|--------------|-----------------------------------|---------------------|------|------|
|              |                                   | Min.                | Max. |      |
| $t_{w(INH)}$ | $\overline{INTi}$ input “H” width | 1000 <sup>(1)</sup> | —    | ns   |
| $t_{w(INL)}$ | $\overline{INTi}$ input “L” width | 1000 <sup>(2)</sup> | —    | ns   |

## NOTES:

1. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

**Figure 5.19 External Interrupt  $\overline{INTi}$  Input Timing Diagram when Vcc = 2.2 V**

## 5.2 J, K Version

**Table 5.34 Absolute Maximum Ratings**

| Symbol                            | Parameter                     | Condition                         | Rated Value                                       | Unit |
|-----------------------------------|-------------------------------|-----------------------------------|---|------|
| V <sub>CC</sub> /AV <sub>CC</sub> | Supply voltage                |                                   | -0.3 to 6.5                                       | V    |
| V <sub>I</sub>                    | Input voltage                 |                                   | -0.3 to V <sub>CC</sub> + 0.3                     | V    |
| V <sub>O</sub>                    | Output voltage                |                                   | -0.3 to V <sub>CC</sub> + 0.3                     | V    |
| P <sub>d</sub>                    | Power dissipation             | -40 °C ≤ T <sub>opr</sub> ≤ 85 °C | 300   | mW   |
|                                   |                               | 85 °C ≤ T <sub>opr</sub> ≤ 125 °C | 125   | mW   |
| T <sub>opr</sub>                  | Operating ambient temperature |                                   | -40 to 85 (J version) /<br>-40 to 125 (K version) | °C   |
| T <sub>stg</sub>                  | Storage temperature           |                                   | -65 to 150  | °C   |

**Table 5.35 Recommended Operating Conditions**

| Symbol                            | Parameter                             |   | Conditions   | Standard            |      |                     | Unit |
|-----------------------------------|---------------------------------------|---|--|---------------------|------|---------------------|------|
|                                   |                                       |   |  | Min.                | Typ. | Max.                |      |
| V <sub>CC</sub> /AV <sub>CC</sub> | Supply voltage                        |   |  | 2.7                 | —    | 5.5                 | V    |
| V <sub>SS</sub> /AV <sub>SS</sub> | Supply voltage                        |   |  | —                   | 0    | —                   | V    |
| V <sub>IH</sub>                   | Input "H" voltage                     |   |  | 0.8 V <sub>CC</sub> | —    | V <sub>CC</sub>     | V    |
| V <sub>IL</sub>                   | Input "L" voltage                     |   |  | 0                   | —    | 0.2 V <sub>CC</sub> | V    |
| I <sub>OH</sub> (sum)             | Peak sum output "H" current           | Sum of all pins I <sub>OH</sub> (peak)        |  | —                   | —    | -60                 | mA   |
| I <sub>OH</sub> (peak)            | Peak output "H" current               |   |  | —                   | —    | -10                 | mA   |
| I <sub>OH</sub> (avg)             | Average output "H" current            |   |  | —                   | —    | -5                  | mA   |
| I <sub>OL</sub> (sum)             | Peak sum output "L" currents          | Sum of all pins I <sub>OL</sub> (peak)        |  | —                   | —    | 60                  | mA   |
| I <sub>OL</sub> (peak)            | Peak output "L" currents              |   |  | —                   | —    | 10                  | mA   |
| I <sub>OL</sub> (avg)             | Average output "L" current            |   |  | —                   | —    | 5                   | mA   |
| f(XIN)                            | XIN clock input oscillation frequency |   | 3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V (other than K version)                           | 0                   | —    | 20                  | MHz  |
|                                   |                                       |   | 3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V (K version)                                      | 0                   | —    | 16                  | MHz  |
|                                   |                                       |   | 2.7 V ≤ V <sub>CC</sub> < 3.0 V  | 0                   | —    | 10                  | MHz  |
| —                                 | System clock                          | OCD2 = 0<br>XIN clock selected                | 3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V (other than K version)                           | 0                   | —    | 20                  | MHz  |
|                                   |                                       |   | 3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V (K version)                                      | 0                   | —    | 16                  | MHz  |
|                                   |                                       |   | 2.7 V ≤ V <sub>CC</sub> < 3.0 V  | 0                   | —    | 10                  | MHz  |
|                                   |                                       | OCD2 = 1<br>On-chip oscillator clock selected | FRA01 = 0<br>Low-speed on-chip oscillator clock selected                         | —                   | 125  | —                   | kHz  |
|                                   |                                       |   | FRA01 = 1<br>High-speed on-chip oscillator clock selected (other than K version) | —                   | —    | 20                  | MHz  |
|                                   |                                       |   | FRA01 = 1<br>High-speed on-chip oscillator clock selected                        | —                   | —    | 10                  | MHz  |

**NOTES:**


1. V<sub>CC</sub> = 2.7 to 5.5 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.

**Table 5.36 A/D Converter Characteristics**

| Symbol       | Parameter                           |                         | Conditions   | Standard |      |           | Unit          |
|--------------|-------------------------------------|-------------------------|--|----------|------|-----------|---------------|
|              |                                     |                         |  | Min.     | Typ. | Max.      |               |
| —            | Resolution                          |                         | $V_{ref} = AV_{CC}$  | —        | —    | 10        | Bits          |
| —            | Absolute accuracy                   | 10-bit mode             | $\phi_{AD} = 10 \text{ MHz}$ , $V_{ref} = AV_{CC} = 5.0 \text{ V}$ | —        | —    | $\pm 3$   | LSB           |
|              |                                     | 8-bit mode              | $\phi_{AD} = 10 \text{ MHz}$ , $V_{ref} = AV_{CC} = 5.0 \text{ V}$ | —        | —    | $\pm 2$   | LSB           |
|              |                                     | 10-bit mode             | $\phi_{AD} = 10 \text{ MHz}$ , $V_{ref} = AV_{CC} = 3.3 \text{ V}$ | —        | —    | $\pm 5$   | LSB           |
|              |                                     | 8-bit mode              | $\phi_{AD} = 10 \text{ MHz}$ , $V_{ref} = AV_{CC} = 3.3 \text{ V}$ | —        | —    | $\pm 2$   | LSB           |
| $R_{ladder}$ | Resistor ladder                     |                         | $V_{ref} = AV_{CC}$  | 10       | —    | 40        | $k\Omega$     |
| $t_{conv}$   | Conversion time                     | 10-bit mode             | $\phi_{AD} = 10 \text{ MHz}$ , $V_{ref} = AV_{CC} = 5.0 \text{ V}$ | 3.3      | —    | —         | $\mu\text{s}$ |
|              |                                     | 8-bit mode              | $\phi_{AD} = 10 \text{ MHz}$ , $V_{ref} = AV_{CC} = 5.0 \text{ V}$ | 2.8      | —    | —         | $\mu\text{s}$ |
| $V_{ref}$    | Reference voltage                   |                         |  | 2.7      | —    | $AV_{CC}$ | V             |
| $V_{IA}$     | Analog input voltage <sup>(2)</sup> |                         |  | 0        | —    | $AV_{CC}$ | V             |
| —            | A/D operating clock frequency       | Without sample and hold |  | 0.25     | —    | 10        | MHz           |
|              |                                     | With sample and hold    |  | 1        | —    | 10        | MHz           |

**NOTES:**

1.  $AV_{CC} = 2.7$  to  $5.5 \text{ V}$  at  $T_{opr} = -40$  to  $85^\circ\text{C}$  (J version) /  $-40$  to  $125^\circ\text{C}$  (K version), unless otherwise specified.
2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

**Figure 5.20 Ports P0, P1, and P3 to P5 Timing Measurement Circuit**



**Table 5.38 Flash Memory (Data flash Block A, Block B) Electrical Characteristics<sup>(4)</sup>**

| Symbol                  | Parameter   | Conditions                 | Standard              |      |                              | Unit  |
|-------------------------|---|----------------------------|-----------------------|------|------------------------------|-------|
|                         |   |                            | Min.                  | Typ. | Max.                         |       |
| —                       | Program/erase endurance <sup>(2)</sup>                              |                            | 10,000 <sup>(3)</sup> | —    | —                            | times |
| —                       | Byte program time<br>(program/erase endurance ≤ 1,000 times)        |                            | —                     | 50   | 400                          | μs    |
| —                       | Byte program time<br>(program/erase endurance > 1,000 times)        |                            | —                     | 65   | —                            | μs    |
| —                       | Block erase time<br>(program/erase endurance ≤ 1,000 times)         |                            | —                     | 0.2  | 9                            | s     |
| —                       | Block erase time<br>(program/erase endurance > 1,000 times)         |                            | —                     | 0.3  | —                            | s     |
| t <sub>d</sub> (SR-SUS) | Time delay from suspend request until suspend                       |                            | —                     | —    | 97 + CPU clock<br>× 6 cycles | μs    |
| —                       | Interval from erase start/restart until following suspend request   |                            | 650                   | —    | —                            | μs    |
| —                       | Interval from program start/restart until following suspend request |                            | 0                     | —    | —                            | ns    |
| —                       | Time from suspend until program/erase restart                       |                            | —                     | —    | 3 + CPU clock<br>× 4 cycles  | μs    |
| —                       | Program, erase voltage  |                            | 2.7                   | —    | 5.5                          | V     |
| —                       | Read voltage  |                            | 2.7                   | —    | 5.5                          | V     |
| —                       | Program, erase temperature  |                            | -40                   | —    | 85 <sup>(8)</sup>            | °C    |
| —                       | Data hold time <sup>(9)</sup>                                       | Ambient temperature = 55°C | 20                    | —    | —                            | year  |

**NOTES:**

1. V<sub>CC</sub> = 2.7 to 5.5 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.  
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
8. 125°C for K version.
9. The data hold time includes time that the power supply is off or the clock is not supplied.





Figure 5.23 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)

**Table 5.46 Timing Requirements of I<sup>2</sup>C bus Interface<sup>(1)</sup>**

| Symbol            | Parameter                                   | Condition | Standard                                |      |                                  | Unit |
|-------------------|---|-----------|---|------|----------------------------------|------|
|                   |   |           | Min.                                    | Typ. | Max.                             |      |
| t <sub>SCL</sub>  | SCL input cycle time                        |           | 12t <sub>CYC</sub> + 600 <sup>(2)</sup> | –    | –                                | ns   |
| t <sub>SCLH</sub> | SCL input “H” width                         |           | 3t <sub>CYC</sub> + 300 <sup>(2)</sup>  | –    | –                                | ns   |
| t <sub>SCLL</sub> | SCL input “L” width                         |           | 5t <sub>CYC</sub> + 500 <sup>(2)</sup>  | –    | –                                | ns   |
| t <sub>sf</sub>   | SCL, SDA input fall time                    |           | –                                       | –    | 300                              | ns   |
| t <sub>SP</sub>   | SCL, SDA input spike pulse rejection time   |           | –                                       | –    | 1t <sub>CYC</sub> <sup>(2)</sup> | ns   |
| t <sub>BUF</sub>  | SDA input bus-free time                     |           | 5t <sub>CYC</sub> <sup>(2)</sup>        | –    | –                                | ns   |
| t <sub>STAH</sub> | Start condition input hold time             |           | 3t <sub>CYC</sub> <sup>(2)</sup>        | –    | –                                | ns   |
| t <sub>STAS</sub> | Retransmit start condition input setup time |           | 3t <sub>CYC</sub> <sup>(2)</sup>        | –    | –                                | ns   |
| t <sub>STOP</sub> | Stop condition input setup time             |           | 3t <sub>CYC</sub> <sup>(2)</sup>        | –    | –                                | ns   |
| t <sub>SDAS</sub> | Data input setup time                       |           | 1t <sub>CYC</sub> + 20 <sup>(2)</sup>   | –    | –                                | ns   |
| t <sub>SDAH</sub> | Data input hold time                        |           | 0                                       | –    | –                                | ns   |

## NOTES:

1. V<sub>CC</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. 1t<sub>CYC</sub> = 1/f<sub>1</sub>(s)

**Figure 5.26 I/O Timing of I<sup>2</sup>C bus Interface**

|                  |                                      |
|------------------|--------------------------------------|
| REVISION HISTORY | R8C/26 Group, R8C/27 Group Datasheet |
|------------------|--------------------------------------|

| Rev. | Date         | Description |   |
|------|--------------|-------------|---|
|      |              | Page        | Summary   |
| 0.10 | Nov 14, 2005 | –           | First edition issued  |
| 0.20 | Feb 06, 2006 | 2, 3        | Table 1.1 Functions and Specifications for R8C/26Group and Table 1.2 Functions and Specifications for R8C/27 Group;<br>Minimum instruction execution time and Supply voltage revised  |
|      |              | 9           | Table 1.6 Pin Name Information by Pin Number;<br>“XOUT” → “XOUT/XCOUT” and “XIN” → “XIN/XCIN” revised   |
|      |              | 18          | Table 4.4 SFR Information (4);<br>00FEh: “DRR” → “P1DRR” revised  |
|      |              | 19          | Table 4.5 SFR Information (5);<br>-0119h: “Timer RE Minute Data Register / Compare Register” →<br>“Timer RE Minute Data Register / Compare Data Register”<br>-011Ah: “Timer RE Time Data Register” →<br>“Timer RE Hour Data Register”<br>-011Bh: “Timer RE Day Data Register” →<br>“Timer RE Day of Week Data Register” revised   |
|      |              | 22 to 45    | 5. Electrical Characteristics added   |
| 1.00 | Nov 08, 2006 | All pages   | “Preliminary” deleted   |
|      |              | 2           | Table 1.1 revised   |
|      |              | 3           | Table 1.2 revised   |
|      |              | 4           | Figure 1.1 revised  |
|      |              | 5           | Table 1.3 revised   |
|      |              | 6           | Table 1.4 revised   |
|      |              | 7           | Figure 1.4 revised  |
|      |              | 9           | Table 1.6 revised   |
|      |              | 15          | Table 4.1;<br>• 001Ch: “00h” → “00h, 10000000b” revised<br>• 000Fh: “000XXXXXb” → “00X11111b” revised<br>• 0029h: “High-Speed On-Chip Oscillator Control Register 4, FRA4,<br>When shipping” added<br>• 002Bh: “High-Speed On-Chip Oscillator Control Register 6, FRA6,<br>When shipping” added<br>• 0032h: “00h, 01000000b” → “00h, 00100000b” revised<br>• 0038h: “00001000b, 01001001b” → “0000X000b, 0100X001b” revised<br>• NOTE3 and 4 revised; NOTE6 added |
|      |              | 18          | Table 4.4;<br>• 00E0h, 00E1h, 00E5h, 00E8h, 00E9h: “XXh” → “00h” revised<br>• 00FDh: “XX00000000b” → “00h” revised  |
|      |              | 22          | Table 5.2 revised   |
|      |              | 23          | Figure 5.1 title revised  |
|      |              | 24          | Table 5.4 revised   |
|      |              | 25          | Table 5.5 revised   |
|      |              | 26          | Figure 5.2 title revised and Table 5.7 NOTE4 added  |

# REVISION HISTORY

# R8C/26 Group, R8C/27 Group Datasheet

| Rev.  | Date         | Description |  |
|-------|--------------|-------------|--|
|       |              | Page        | Summary  |
| 1.30  | May 25, 2007 | 16          | Figure 3.2 part number revised   |
|       |              | 30          | Table 5.10 revised   |
|       |              | 53          | Table 5.39 NOTE4 added   |
|       |              | 55          | Table 5.42 revised   |
| 1.40a | Jun 14, 2007 | 5, 7        | Table 1.3 and Table 1.4 revised  |
| 2.00  | Mar 01, 2008 | 1, 49       | 1.1, 5.2 "J and K versions are ..." deleted  |
|       |              | 5, 7        | Table 1.3, Table 1.4 revised   |
|       |              | 11          | Table 1.6 NOTE3 added  |
|       |              | 15, 16      | Figure 3.1, Figure 3.2; "Expanded area" deleted                                    |
|       |              | 17          | Table 4.1 "002Ch" added  |
|       |              | 18          | Table 4.2 "0036h"; J, K version "0100X000b" → "0100X001b"                          |
|       |              | 24, 49      | Table 5.2, Table 5.35; NOTE2 revised   |
| 2.10  | Sep 26, 2008 | 30          | Table 5.10 revised, NOTE4 added  |
|       |              | –           | "RENESAS TECHNICAL UP DATE" reflected: TN-16C-A172A/E                              |
|       |              | 26, 51      | Table 5.4, Table 5.37 NOTE2, NOTE4 revised   |
|       |              | 27, 52      | Table 5.5, Table 5.38 NOTE2, NOTE5 revised   |
|       |              | 53          | Table 5.39 Parameter: Voltage monitor 1 reset generation time added<br>NOTE5 added |
|       |              |             | Table 5.40 revised   |
|       |              | 54          | Table 5.41 revised   |
|       |              |             | Figure 5.22 revised  |
|       |              |             |  |

All trademarks and registered trademarks are the property of their respective owners.