



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Betano	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21265snfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3 **Block Diagram**

Figure 1.1 shows a Block Diagram.



Figure 1.1 **Block Diagram**



1.	Overview

ROM	Capacity	DAM			
Program ROM	Data flash	Capacity	Package Type	Re	marks
8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version	
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version	
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	J version	
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	K version	
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version	Factory
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		programming
24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		product ⁽¹⁾
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version	
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	J version	
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	K version	
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
	Program ROM 8 Kbytes 16 Kbytes 32 Kbytes	ROMData flash8 Kbytes1 Kbyte × 216 Kbytes1 Kbyte × 224 Kbytes1 Kbyte × 232 Kbytes1 Kbyte × 28 Kbytes1 Kbyte × 216 Kbytes1 Kbyte × 224 Kbytes1 Kbyte × 224 Kbytes1 Kbyte × 232 Kbytes1 Kbyte × 2	Program ROMData flashRAM Capacity8 Kbytes1 Kbyte × 2512 bytes16 Kbytes1 Kbyte × 21 Kbyte24 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 2512 bytes16 Kbytes1 Kbyte × 2512 bytes16 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbytes16 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbyt	Program ROMData flashRAM CapacityPackage Type8 Kbytes1 Kbyte × 2512 bytesPLQP0032GB-A16 Kbytes1 Kbyte × 21 KbytePLQP0032GB-A24 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A16 Kbytes1 Kbyte × 2512 bytesPLQP0032GB-A24 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A24 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A32 Kbytes1 Kbyt	Program ROMData flashRAM CapacityPackage TypeRe8 Kbytes1 Kbyte × 2512 bytesPLQP0032GB-AN version16 Kbytes1 Kbyte × 21 KbytePLQP0032GB-AN version24 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 2512 bytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AJ version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AJ version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AJ version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AK version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AK version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AN version16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 2 <td< td=""></td<>

 Table 1.4
 Product Information for R8C/27 Group

Current of Sep. 2008

NOTE:

1. The user ROM is programmed before shipment.



Figure 1.3 Part Number, Memory Size, and Package of R8C/27 Group



1.6 Pin Functions

Table 1.5 lists Pin Functions.

Table 1.5Pin Functions

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 2.2 to 5.5 V (J, K version are 2.7 to 5.5 V) to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an external clock, input it to the
XIN clock output	XOUT	0	XIN pin and leave the XOUT pin open.
XCIN clock input (N, D version)	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output (N, D version)	XCOUT	0	pins. To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAO	0	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Sharing output-compare output / input-capture input / PWM / PWM2 output pins
Timer RE	TREO	0	Timer RE output pin
Serial interface	CLK0, CLK1	I/O	Clock I/O pin
	RXD0, RXD1	I	Receive data input pin
	TXD0, TXD1	0	Transmit data output pin
I ² C bus interface	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
Clock synchronous	SSI	I/O	Data I/O pin
serial I/O with chip	SCS	I/O	Chip-select signal I/O pin
select	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
I/O port	P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5, P5_3, P5_4	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P1_0 to P1_7 also function as LED drive ports (N, D version).
Input port	P4_2, P4_6, P4_7	I	Input-only ports

I: Input O: Output I/O: Input and output

			I/O Pin Functions for of Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	l ² C bus Interface	A/D Converter
1		P3_5		(TRCIOD) ⁽¹⁾		SSCK	SCL	
2		P3_7		TRAO	RXD1/ (TXD1) ^(1, 3)	SSO		
3	RESET							
4	XOUT/XCOUT ⁽²⁾	P4_7						
5	VSS/AVSS							
6	XIN/XCIN ⁽²⁾	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0		(RXD1) ^(1, 3)			
10		P1_7	INT1	TRAIO				
11		P3_6	(INT1) ⁽¹⁾		(TXD1)/ (RXD1) ^(1, 3)			
12		P3_1		TRBO				
13		P5_4		TRCIOD				
14		P5_3		TRCIOC				
15		P1_6			CLK0	(SSI) ⁽¹⁾		
16		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO)				AN11
19		P1_2	KI2	TRCIOB				AN10
20	VRFF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG				AN9
22		P1_0	KI0					AN8
23		P3_3	INT3	TRCCLK		SSI		
24		P3_4		(TRCIOC) ⁽¹⁾		SCS	SDA	
25		P0_7						AN0
26		P0_6						AN1
27		P0_5			CLK1			AN2
28		P0_4		TREO				AN3
29		P0_3						AN4
30		P0_2						AN5
31		P0_1						AN6
32		P0_0			(TXD1) ^(1, 3)			AN7

 Table 1.6
 Pin Name Information by Pin Number

NOTES:

1. This can be assigned to the pin in parentheses by a program.

2. XCIN, XCOUT can be used only for N or D version.

3. For the combination of using pins TXD1 and RXD1, refer to **Figure 15.7 Registers PINSR1 and PMR** of Hardware Manual (REJ09B0278).

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

Table 4.2SFR Information (2)⁽¹⁾

Address	Register	Symbol	After reset
0030h	-		
0031h	Voltage Detection Register 1 (2)	VCA1	00001000b
0032h	Voltage Detection Register 2 ⁽²⁾	VCA2	 N, D version 00h⁽³⁾ 00100000b⁽⁴⁾ J, K version 00h⁽⁷⁾ 0100000b⁽⁸⁾
0033h			01000000000
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register (5)	VW1C	N, D version 00001000b J, K version 0000X000b ⁽⁷⁾ 0100X001b ⁽⁸⁾
0037h	Voltage Monitor 2 Circuit Control Register (5)	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register ⁽⁶⁾	VW0C	0000X000b ⁽³⁾ 0100X001b ⁽⁴⁾
0039h			
003Fh			
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh 0050h	SSU/IIC bus Interrupt Control Register ⁽⁹⁾	SSUIC/IICIC	XXXXX000b
0050h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0051h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0052h	UART1 Transmit Interrupt Control Register	SITIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	SIRIC	XXXXX000b
0055h		51116	XXXXX0000D
0055h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0050h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INTIIC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			

006Fh 0070h

0060h

007Fh

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect this register.

3. The LVD0ON bit in the OFS register is set to 1 and hardware reset.

4. Power-on reset, voltage monitor 0 reset or the LVD0ON bit in the OFS register is set to 0, and hardware reset.

5. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect b2 and b3.

6. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.

(J, K version) These regions are reserved. Do not access locations in these regions.

7. The LVD1ON bit in the OFS register is set to 1 and hardware reset.

8. Power-on reset, voltage monitor 1 reset, or the LVD1ON bit in the OFS register is set to 0 and hardware reset.

9. Selected by the IICSEL bit in the PMR register.



Cumbal	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Typ. Max. - - ti - - ti 50 400 0 0.4 9 0 - 97 + CPU clock × 6 cycles 0 - - - - - -	Unit	
-	Program/erase endurance ⁽²⁾	R8C/26 Group	Min. Typ. Max. $100^{(3)}$ - - tim $1,000^{(3)}$ - - tim - 50 400 μ - 0.4 9 s - 0.4 9 s - 0.4 9 s - - $97 + CPU clock$ μ - - - μ	times		
		R8C/27 Group	1,000 ⁽³⁾	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until		-	-	97 + CPU clock	μs
	suspend				× 6 cycles	
-	Interval from erase start/restart until		650	-	-	μs
	following suspend request					
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		_	-		μS
-	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		2.2	-	5.5	V
_	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	_	year

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics
-----------	---

NOTES: 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60° C, unless otherwise specified.

2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Do	romotor	Conditio		Standard			Unit
Symbol	Parameter		Condition		Min.	Тур.	Max.	
Voн Output "H" voltage	Except P1_0 to P1_7,	Iон = -5 mA		Vcc - 2.0	I	Vcc	V	
		XOUT	Іон = -200 μА		Vcc - 0.5	I	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Іон = -20 mA	Vcc - 2.0	I	Vcc	V
			Drive capacity LOW	Іон = -5 mA	Vcc - 2.0	I	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -1 mA	Vcc - 2.0	I	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	I	Vcc Vcc Vcc Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7,	IOL = 5 mA		-	I	2.0	V
		XOUT	Ιοι = 200 μΑ		-	I	0.45	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 20 mA	-	I	Vcc Vcc Vcc Vcc Vcc 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 100 - 5.0 -5.0 167	V
			Drive capacity LOW	IoL = 5 mA	-	I		V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	I		V
			Drive capacity LOW	IoL = 500 μA	-	I		V
Vt+-Vt-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	_	V
		RESET			0.1	1.0	2.0 2.0 2.0 2.0 - - 5.0 -5.0 167	V
Ін	Input "H" current		VI = 5 V, Vcc = 5 V		-	_	5.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 5 V		-	-	-5.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			-	1.0	-	MΩ
Rfxcin	Feedback resistance	XCIN			-	18	-	MΩ
Vram	RAM hold voltage		During stop mode		1.8	_	-	V

Table 5.15	Electrical Ch	aracteristics	(1)	[Vcc =	5 V]
------------	---------------	---------------	-----	--------	------

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.16Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Paramotor		Condition		Standar	ł	Unit
Symbol	Parameter			Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	10	17	mA
	other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5	-	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	-	mA
		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 Divide-by-8	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz	_	2.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	10	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	130	300	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	30	-	μA

Table 5.17Electrical Characteristics (3) [Vcc = 5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard	Max. 75 60 - 3.0	Unit
Symbol	Falameter		Condition	Min.	Тур.	Max.	Onit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	Max. 75 60	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	60	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4.0	_	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.2	-	μA
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.8	3.0	μΑ
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.2	_	μΑ

Symbol	Parameter		Condition		Standard			Unit
Symbol	Pala	ameter	Cond	allion	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	Iон = -1 mA		Vcc - 0.5	-	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Іон = -2 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	Іон = -1 mA	Vcc - 0.5	_	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7, XOUT	Iol = 1 mA		-	-	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IOL = 2 mA	-	_	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	-	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	_	0.5	V
			Drive capacity LOW	IoL = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.05	0.3	_	V
		RESET			0.05	0.15	-	V
Ін	Input "H" current	1	VI = 2.2 V		_	_	4.0	μA
lı∟	Input "L" current		VI = 0 V		-	_	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V		100	200	600	kΩ
Rfxin	Feedback resistance	XIN			-	5	_	MΩ
Rfxcin	Feedback resistance	XCIN			-	35	-	MΩ
Vram	RAM hold voltage		During stop mod	e	1.8	-	-	V

Table 5.28	Electrical Characteristics (5) [Vcc = 2.2 V]

NOTE:

1. Vcc = 2.2 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

Symbol	Parameter		Standard		
	Parameter	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	800	_	ns	
tw(CKH)	CLKi input "H" width	400	_	ns	
tW(CKL)	CLKi input "L" width	400	-	ns	
td(C-Q)	TXDi output delay time	-	200	ns	
th(C-Q)	TXDi hold time	0	_	ns	
tsu(D-C)	RXDi input setup time	150	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1





Table 5.33 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
Symbol	Falanielei	Min.	Max.	Unit	
tw(INH)	INTi input "H" width	1000(1)	-	ns	
tw(INL)	INTi input "L" width	1000 ⁽²⁾	-	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.19 External Interrupt INTi Input Timing Diagram when VCC = 2.2 V

5.2 J, K Version

Table 5.34	Absolute	Maximum	Ratings
------------	----------	---------	---------

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-40 °C \leq Topr \leq 85 °C	300	mW
		85 °C \leq Topr \leq 125 °C	125	mW
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.35 Recommended Operating Conditions

Cumple al	Parameter	Conditions		Standard		Unit	
Symbol	Para	ameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Viн	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	-	-60	mA
IOH(peak)	Peak output "H" current			-	-	-10	mA
IOH(avg)	Average output "H" current			-	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	60	mA
IOL(peak)	Peak output "L" currents			-	-	10	mA
IOL(avg)	Average output "L" current			-	_	5	mA
f(XIN)	XIN clock input os	cillation frequency	$3.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ (other than K version)	0	-	20	MHz
			$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ (K version)	0	-	16	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
-	System clock	OCD2 = 0 XIN clock selected	3.0 V \leq Vcc \leq 5.5 V (other than K version)	0	-	20	MHz
			$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ (K version)	0	-	16	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected (other than K version)	_	_	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected	-	-	10	MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.



Symbol		Parameter	Conditions	Standard			Unit
Symbol		Farameter	Conditions	Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVCC	-	-	10	Bits
-	Absolute	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	_	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	_	40	kΩ
tconv	Conversion time	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	_	-	μS
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	_	-	μS
Vref	Reference voltag	e		2.7	_	AVcc	V
Via	Analog input volta	age ⁽²⁾		0	-	AVcc	V
-	A/D operating	Without sample and hold		0.25	_	10	MHz
	clock frequency	With sample and hold		1	_	10	MHz

Table 5.36 A/D Converter Characteristics

NOTES:

1. AVcc = 2.7 to 5.5 V at T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Figure 5.20 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Symbol	Parameter	Conditions	Standard		dard	Unit
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	-	-	times
-	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μS
-	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS
-	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	9	S
-	Block erase time (program/erase endurance > 1,000 times)		-	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97 + CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	_	ns
-	Time from suspend until program/erase restart		-	-	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		-40	-	85 ⁽⁸⁾	°C
-	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	-	year

Table 5.38	Flash Memory (Data flash Block A, Block B) Electrical Characteristics ⁽⁴⁾
------------	--

NOTES: 1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. 125°C for K version.

9. The data hold time includes time that the power supply is off or the clock is not supplied.



Table 5.46 Ti	iming Requirements	of I ² C bus Interface ⁽¹⁾
---------------	--------------------	--

Symbol	Parameter	Condition	Standard			Unit
Symbol	Parameter	Condition	Min.	Тур. Мах.		l
tSCL	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns
t SCLH	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns
tSCLL	SCL input "L" width		5tcyc + 500 ⁽²⁾	-	_	ns
tsf	SCL, SDA input fall time		-	-	300	ns
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc ⁽²⁾	ns
tbuf	SDA input bus-free time	5tcyc ⁽²⁾	-	-	ns	
t STAH	Start condition input hold time	3tcyc ⁽²⁾	-	-	ns	
t STAS	Retransmit start condition input setup time	3tCYC ⁽²⁾	-	-	ns	
t STOP	Stop condition input setup time 3tcYc ⁽²⁾				-	ns
tsdas	Data input setup time		1tcyc + 20 ⁽²⁾	-	-	ns
t SDAH	Data input hold time		0	-	-	ns

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85° C (J version) / -40 to 125° C (K version), unless otherwise specified.

2. 1tcyc = 1/f1(s)



Figure 5.26 I/O Timing of I²C bus Interface

REVISION HISTORY

R8C/26 Group, R8C/27 Group Datasheet

	5.4		Description	
Rev.	Date	Page	Summary	
0.10	Nov 14, 2005	_	First edition issued	
0.20	Feb 06, 2006	2, 3	Table 1.1 Functions and Specifications for R8C/26Group and Table 1.2Functions and Specifications for R8C/27 Group;Minimum instruction execution time and Supply voltage revised	
		9	Table 1.6 Pin Name Information by Pin Number; "XOUT" \rightarrow "XOUT/XCOUT" and "XIN" \rightarrow "XIN/XCIN" revised	
		18	Table 4.4 SFR Information (4); 00FEh: "DRR" \rightarrow "P1DRR" revised	
		19	 Table 4.5 SFR Information (5); -0119h: "Timer RE Minute Data Register / Compare Register" → "Timer RE Minute Data Register / Compare Data Register" -011Ah: "Timer RE Time Data Register" → "Timer RE Hour Data Register" -011Bh: "Timer RE Day Data Register" → "Timer RE Day of Week Data Register" revised 	
		22 to 45	5. Electrical Characteristics added	
1.00	Nov 08, 2006	All pages	"Preliminary" deleted	
		2	Table 1.1 revised	
		3	Table 1.2 revised	
		4	Figure 1.1 revised	
		5	Table 1.3 revised	
		6	Table 1.4 revised	
		7	Figure 1.4 revised	
		9	Table 1.6 revised	
		15	Table 4.1; • 001Ch: "00h" \rightarrow "00h, 1000000b" revised • 000Fh: "000XXXXXb" \rightarrow "00X11111b" revised • 0029h: "High-Speed On-Chip Oscillator Control Register 4, FRA4, When shipping" added • 002Bh: "High-Speed On-Chip Oscillator Control Register 6, FRA6, When shipping" added • 0032h: "00h, 01000000b" \rightarrow "00h, 00100000b" revised • 0038h: "00001000b, 01001001b" \rightarrow "0000X000b, 0100X001b" revised • NOTE3 and 4 revised; NOTE6 added	
		18	Table 4.4; • 00E0h, 00E1h, 00E5h, 00E8h, 00E9h: "XXh" → "00h" revised • 00FDh: "XX00000000b" → "00h" revised	
		22	Table 5.2 revised	
		23	Figure 5.1 title revised	
		24	Table 5.4 revised	
		25	Table 5.5 revised	
		26	Figure 5.2 title revised and Table 5.7 NOTE4 added	

REVISION HISTORY

R8C/26 Group, R8C/27 Group Datasheet

Rev.	Date	Description		
Rev.		Page	Summary	
1.30	May 25, 2007	16	Figure 3.2 part number revised	
		30	Table 5.10 revised	
		53	Table 5.39 NOTE4 added	
		55	Table 5.42 revised	
1.40a	Jun 14, 2007	5, 7	Table 1.3 and Table 1.4 revised	
2.00	Mar 01, 2008	1, 49	1.1, 5.2 "J and K versions are" deleted	
		5, 7	Table 1.3, Table 1.4 revised	
		11	Table 1.6 NOTE3 added	
		15, 16	Figure 3.1, Figure 3.2; "Expanded area" deleted	
		17	Table 4.1 "002Ch" added	
		18	Table 4.2 "0036h"; J, K version "0100X000b" → "0100X001b"	
		24, 49	Table 5.2, Table 5.35; NOTE2 revised	
		30	Table 5.10 revised, NOTE4 added	
2.10	Sep 26, 2008	_	"RENESAS TECHNICAL UP DATE" reflected: TN-16C-A172A/E	
		26, 51	Table 5.4, Table 5.37 NOTE2, NOTE4 revised	
		27, 52	Table 5.5, Table 5.38 NOTE2, NOTE5 revised	
		53	Table 5.39 Parameter: Voltage monitor 1 reset generation time added NOTE5 added	
			Table 5.40 revised	
		54	Table 5.41 revised Figure 5.22 revised	

All trademarks and registered trademarks are the property of their respective owners.