

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21265syfp-x6">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21265syfp-x6</a>

## 1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C CPU core, and are packaged in a 32-pin molded-plastic LQFP. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Furthermore, the R8C/27 Group has on-chip data flash (1 KB × 2 blocks).

The difference between the R8C/26 Group and R8C/27 Group is only the presence or absence of data flash. Their peripheral functions are the same.

### 1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer products, automotive, etc.

## 1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/26 Group and Table 1.2 outlines the Functions and Specifications for R8C/27 Group.

**Table 1.1 Functions and Specifications for R8C/26 Group**

Item		Specification
CPU	Number of fundamental instructions	89 instructions
	Minimum instruction execution time	50 ns ( $f(XIN) = 20$ MHz, VCC = 3.0 to 5.5 V) (other than K version) 62.5 ns ( $f(XIN) = 16$ MHz, VCC = 3.0 to 5.5 V) (K version) 100 ns ( $f(XIN) = 10$ MHz, VCC = 2.7 to 5.5 V) 200 ns ( $f(XIN) = 5$ MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
Peripheral Functions	Memory capacity	Refer to <b>Table 1.3 Product Information for R8C/26 Group</b>
	Ports	I/O ports: 25 pins, Input port: 3 pins
	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel Timer RB: 8 bits × 1 channel (Each timer equipped with 8-bit prescaler) Timer RC: 16 bits × 1 channel (Input capture and output compare circuits) Timer RE: With real-time clock and compare match function (For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1) Clock synchronous serial I/O, UART
	Clock synchronous serial interface	1 channel I <sup>2</sup> C bus Interface <sup>(1)</sup> Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits × 1 channel (with prescaler) Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources, Software: 4 sources, Priority levels: 7 levels
	Clock generation circuits	3 circuits <ul style="list-style-type: none"> <li>• XIN clock generation circuit (with on-chip feedback resistor)</li> <li>• On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has a frequency adjustment function</li> <li>• XCIN clock generation circuit (32 kHz) (N, D version)</li> <li>• Real-time clock (timer RE) (N, D version)</li> </ul>
	Oscillation-stopped detector	XIN clock oscillation stop detection function
	Voltage detection circuit	On-chip
	Power-on reset circuit	On-chip
Electrical Characteristics	Supply voltage	VCC = 3.0 to 5.5 V ( $f(XIN) = 20$ MHz) (other than K version) VCC = 3.0 to 5.5 V ( $f(XIN) = 16$ MHz) (K version) VCC = 2.7 to 5.5 V ( $f(XIN) = 10$ MHz) VCC = 2.2 to 5.5 V ( $f(XIN) = 5$ MHz) (N, D version)
	Current consumption (N, D version)	Typ. 10 mA (VCC = 5.0 V, $f(XIN) = 20$ MHz) Typ. 6 mA (VCC = 3.0 V, $f(XIN) = 10$ MHz) Typ. 2.0 µA (VCC = 3.0 V, wait mode ( $f(XCIN) = 32$ kHz)) Typ. 0.7 µA (VCC = 3.0 V, stop mode)
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V
	Programming and erasure endurance	100 times
Operating Ambient Temperature	-20 to 85°C (N version)	
	-40 to 85°C (D, J version) <sup>(2)</sup> , -40 to 125°C (K version) <sup>(2)</sup>	
Package	32-pin molded-plastic LQFP	

NOTES:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D, K version if D, K version functions are to be used.

**Table 1.2 Functions and Specifications for R8C/27 Group**

Item		Specification
CPU	Number of fundamental instructions	89 instructions
	Minimum instruction execution time	50 ns ( $f(XIN) = 20$ MHz, VCC = 3.0 to 5.5 V) (other than K version) 62.5 ns ( $f(XIN) = 16$ MHz, VCC = 3.0 to 5.5 V) (K version) 100 ns ( $f(XIN) = 10$ MHz, VCC = 2.7 to 5.5 V) 200 ns ( $f(XIN) = 5$ MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
Peripheral Functions	Memory capacity	Refer to <b>Table 1.4 Product Information of R8C/27 Group</b>
	Ports	I/O ports: 25 pins, Input port: 3 pins
	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel Timer RB: 8 bits × 1 channel (Each timer equipped with 8-bit prescaler) Timer RC: 16 bits × 1 channel (Input capture and output compare circuits) Timer RE: With real-time clock and compare match function (For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1) Clock synchronous serial I/O, UART
	Clock synchronous serial interface	1 channel I <sup>2</sup> C bus Interface <sup>(1)</sup> Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits × 1 channel (with prescaler) Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources, Software: 4 sources, Priority levels: 7 levels
	Clock generation circuits	3 circuits • XIN clock generation circuit (with on-chip feedback resistor) • On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has a frequency adjustment function • XCIN clock generation circuit (32 kHz) (N, D version) • Real-time clock (timer RE) (N, D version)
	Oscillation-stopped detector	XIN clock oscillation stop detection function
	Voltage detection circuit	On-chip
	Power-on reset circuit	On-chip
Electrical Characteristics	Supply voltage	VCC = 3.0 to 5.5 V ( $f(XIN) = 20$ MHz) (other than K version) VCC = 3.0 to 5.5 V ( $f(XIN) = 16$ MHz) (K version) VCC = 2.7 to 5.5 V ( $f(XIN) = 10$ MHz) VCC = 2.2 to 5.5 V ( $f(XIN) = 5$ MHz) (N, D version)
	Current consumption (N, D version)	Typ. 10 mA (VCC = 5.0 V, $f(XIN) = 20$ MHz) Typ. 6 mA (VCC = 3.0 V, $f(XIN) = 10$ MHz) Typ. 2.0 μA (VCC = 3.0 V, wait mode ( $f(XCIN) = 32$ kHz)) Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V
	Programming and erasure endurance	10,000 times (data flash) 1,000 times (program ROM)
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D, J version) <sup>(2)</sup> , -40 to 125°C (K version) <sup>(2)</sup>
Package		32-pin molded-plastic LQFP

## NOTES:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D, K version if D, K version functions are to be used.




Figure 1.3 Part Number, Memory Size, and Package of R8C/27 Group

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

**Table 4.1 SFR Information (1)(1)**

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	Xxh
000Eh	Watchdog Timer Start Register	WDTS	Xxh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b <sup>(2)</sup>
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4 <sup>(3)</sup>	FRA4	When shipping
002Ah			
002Bh	High-Speed On-Chip Oscillator Control Register 6 <sup>(3)</sup>	FRA6	When shipping
002Ch	High-Speed On-Chip Oscillator Control Register 7 <sup>(3)</sup>	FRA7	When shipping
002Dh			
002Eh			
002Fh			

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The CSPROINI bit in the OFS register is set to 0.
3. In J, K version these regions are reserved. Do not access locations in these regions.

**Table 4.3 SFR Information (3)<sup>(1)</sup>**

Address	Register	Symbol	After reset
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh XXh
00A3h			
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh XXh
00A7h			
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh XXh
00ABh			
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh XXh
00AFh			
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h	SS Control Register H / IIC bus Control Register 1 <sup>(2)</sup>	SSCRH / ICCR1	00h
00B9h	SS Control Register L / IIC bus Control Register 2 <sup>(2)</sup>	SSCRL / ICCR2	01111101b
00BAh	SS Mode Register / IIC bus Mode Register <sup>(2)</sup>	SSMR / ICMR	00011000b
00BBh	SS Enable Register / IIC bus Interrupt Enable Register <sup>(2)</sup>	SSER / ICIER	00h
00BCh	SS Status Register / IIC bus Status Register <sup>(2)</sup>	SSSR / ICSR	00h / 0000X000b
00BDh	SS Mode Register 2 / Slave Address Register <sup>(2)</sup>	SSMR2 / SAR	00h
00BEh	SS Transmit Data Register / IIC bus Transmit Data Register <sup>(2)</sup>	SSTDR / ICDRT	FFh
00BFh	SS Receive Data Register / IIC bus Receive Data Register <sup>(2)</sup>	SSRDR / ICDDR	FFh

X: Undefined

## NOTES:


1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

**Table 5.3 A/D Converter Characteristics**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	V <sub>ref</sub> = AVCC	-	-	10	Bits
-	Absolute accuracy	10-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVCC = 5.0 V	-	-	±3 LSB
		8-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVCC = 5.0 V	-	-	±2 LSB
		10-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVCC = 3.3 V	-	-	±5 LSB
		8-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVCC = 3.3 V	-	-	±2 LSB
		10-bit mode	φAD = 5 MHz, V <sub>ref</sub> = AVCC = 2.2 V	-	-	±5 LSB
		8-bit mode	φAD = 5 MHz, V <sub>ref</sub> = AVCC = 2.2 V	-	-	±2 LSB
Rladder	Resistor ladder	V <sub>ref</sub> = AVCC	10	-	40	kΩ
t <sub>conv</sub>	Conversion time	10-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVCC = 5.0 V	3.3	-	- μs
		8-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVCC = 5.0 V	2.8	-	- μs
V <sub>ref</sub>	Reference voltage			2.2	-	AVCC V
V <sub>IA</sub>	Analog input voltage <sup>(2)</sup>			0	-	AVCC V
-	A/D operating clock frequency	Without sample and hold	V <sub>ref</sub> = AVCC = 2.7 to 5.5 V	0.25	-	10 MHz
		With sample and hold	V <sub>ref</sub> = AVCC = 2.7 to 5.5 V	1	-	10 MHz
		Without sample and hold	V <sub>ref</sub> = AVCC = 2.2 to 5.5 V	0.25	-	5 MHz
		With sample and hold	V <sub>ref</sub> = AVCC = 2.2 to 5.5 V	1	-	5 MHz

## NOTES:

1. AVCC = 2.2 to 5.5 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.


**Figure 5.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit**

**Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics<sup>(4)</sup>**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance <sup>(2)</sup>		10,000 <sup>(3)</sup>	—	—	times
—	Byte program time (program/erase endurance ≤ 1,000 times)		—	50	400	μs
—	Byte program time (program/erase endurance > 1,000 times)		—	65	—	μs
—	Block erase time (program/erase endurance ≤ 1,000 times)		—	0.2	9	s
—	Block erase time (program/erase endurance > 1,000 times)		—	0.3	—	s
td(SR-SUS)	Time delay from suspend request until suspend		—	—	97 + CPU clock × 6 cycles	μs
—	Interval from erase start/restart until following suspend request		650	—	—	μs
—	Interval from program start/restart until following suspend request		0	—	—	ns
—	Time from suspend until program/erase restart		—	—	3 + CPU clock × 4 cycles	μs
—	Program, erase voltage		2.7	—	5.5	V
—	Read voltage		2.2	—	5.5	V
—	Program, erase temperature		-20 <sup>(8)</sup>	—	85	°C
—	Data hold time <sup>(9)</sup>	Ambient temperature = 55°C	20	—	—	year

## NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.  
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
8. -40°C for D version.
9. The data hold time includes time that the power supply is off or the clock is not supplied.

**Figure 5.2 Time delay until Suspend****Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
$V_{det0}$	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	$VCA25 = 1$ , $Vcc = 5.0$ V	-	0.9	-	$\mu$ A
$td(E-A)$	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		-	-	300	$\mu$ s
$V_{ccmin}$	MCU operating voltage minimum value		2.2	-	-	V

NOTES:

1. The measurement condition is  $Vcc = 2.2$  to  $5.5$  V and  $T_{opr} = -20$  to  $85^\circ$ C (N version) /  $-40$  to  $85^\circ$ C (D version).
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

**Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
$V_{det1}$	Voltage detection level <sup>(4)</sup>		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time <sup>(2)</sup>		-	40	-	$\mu$ s
-	Voltage detection circuit self power consumption	$VCA26 = 1$ , $Vcc = 5.0$ V	-	0.6	-	$\mu$ A
$td(E-A)$	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	-	100	$\mu$ s

NOTES:

1. The measurement condition is  $Vcc = 2.2$  to  $5.5$  V and  $T_{opr} = -20$  to  $85^\circ$ C (N version) /  $-40$  to  $85^\circ$ C (D version).
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes  $V_{det1}$ .
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
4. This parameter shows the voltage detection level when the power supply drops.  
The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

**Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
$V_{det2}$	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time <sup>(2)</sup>		-	40	-	$\mu$ s
-	Voltage detection circuit self power consumption	$VCA27 = 1$ , $Vcc = 5.0$ V	-	0.6	-	$\mu$ A
$td(E-A)$	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	-	100	$\mu$ s

NOTES:

1. The measurement condition is  $Vcc = 2.2$  to  $5.5$  V and  $T_{opr} = -20$  to  $85^\circ$ C (N version) /  $-40$  to  $85^\circ$ C (D version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes  $V_{det2}$ .
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

**Table 5.13 Timing Requirements of Clock Synchronous Serial I/O with Chip Select<sup>(1)</sup>**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
tsUCYC	SSCK clock cycle time		4	—	—	tCYC <sup>(2)</sup>
tH	SSCK clock "H" width		0.4	—	0.6	tsUCYC
tL0	SSCK clock "L" width		0.4	—	0.6	tsUCYC
tRISE	SSCK clock rising time	Master	—	—	1	tCYC <sup>(2)</sup>
		Slave	—	—	1	μs
tFALL	SSCK clock falling time	Master	—	—	1	tCYC <sup>(2)</sup>
		Slave	—	—	1	μs
tsu	SSO, SSI data input setup time		100	—	—	ns
tH	SSO, SSI data input hold time		1	—	—	tCYC <sup>(2)</sup>
tLEAD	SCS setup time	Slave	1tCYC + 50	—	—	ns
tLAG	SCS hold time	Slave	1tCYC + 50	—	—	ns
tOD	SSO, SSI data output delay time		—	—	1	tCYC <sup>(2)</sup>
tsA	SSI slave access time	2.7 V ≤ Vcc ≤ 5.5 V	—	—	1.5tCYC + 100	ns
		2.2 V ≤ Vcc < 2.7 V	—	—	1.5tCYC + 200	ns
tOR	SSI slave out open time	2.7 V ≤ Vcc ≤ 5.5 V	—	—	1.5tCYC + 100	ns
		2.2 V ≤ Vcc < 2.7 V	—	—	1.5tCYC + 200	ns

## NOTES:


1. Vcc = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1tCYC = 1/f1(s)

**Table 5.14 Timing Requirements of I<sup>2</sup>C bus Interface<sup>(1)</sup>**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
tsCL	SCL input cycle time		12tCyc + 600 <sup>(2)</sup>	—	—	ns
tsCLH	SCL input "H" width		3tCyc + 300 <sup>(2)</sup>	—	—	ns
tsCLL	SCL input "L" width		5tCyc + 500 <sup>(2)</sup>	—	—	ns
tsf	SCL, SDA input fall time		—	—	300	ns
tSP	SCL, SDA input spike pulse rejection time		—	—	1tCyc <sup>(2)</sup>	ns
tBUF	SDA input bus-free time		5tCyc <sup>(2)</sup>	—	—	ns
tSTAH	Start condition input hold time		3tCyc <sup>(2)</sup>	—	—	ns
tSTAS	Retransmit start condition input setup time		3tCyc <sup>(2)</sup>	—	—	ns
tSTOP	Stop condition input setup time		3tCyc <sup>(2)</sup>	—	—	ns
tSDAS	Data input setup time		1tCyc + 20 <sup>(2)</sup>	—	—	ns
tSDAH	Data input hold time		0	—	—	ns

## NOTES:

1. V<sub>CC</sub> = 2.2 to 5.5 V, V<sub>SS</sub> = 0 V and T<sub>OPR</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1tCyc = 1/f<sub>1</sub>(s)



## NOTES:

1. Start condition
2. Stop condition
3. Retransmit start condition

**Figure 5.7 I/O Timing of I<sup>2</sup>C bus Interface**

**Table 5.15 Electrical Characteristics (1) [Vcc = 5 V]**


Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
VOH	Output "H" voltage Except P1_0 to P1_7, XOUT	IOH = -5 mA	Vcc - 2.0	-	Vcc	V	
		IOH = -200 µA	Vcc - 0.5	-	Vcc	V	
	P1_0 to P1_7	Drive capacity HIGH   IOH = -20 mA	Vcc - 2.0	-	Vcc	V	
		Drive capacity LOW   IOH = -5 mA	Vcc - 2.0	-	Vcc	V	
	XOUT	Drive capacity HIGH   IOH = -1 mA	Vcc - 2.0	-	Vcc	V	
		Drive capacity LOW   IOH = -500 µA	Vcc - 2.0	-	Vcc	V	
		IOL = 5 mA	-	-	2.0	V	
		IOL = 200 µA	-	-	0.45	V	
VOL	Output "L" voltage Except P1_0 to P1_7, XOUT	Drive capacity HIGH   IOL = 20 mA	-	-	2.0	V	
		Drive capacity LOW   IOL = 5 mA	-	-	2.0	V	
		Drive capacity HIGH   IOL = 1 mA	-	-	2.0	V	
		Drive capacity LOW   IOL = 500 µA	-	-	2.0	V	
	VT+VT-	Hysteresis  INT0, INT1, INT3, K10, K11, K12, K13, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO  RESET		0.1	0.5	-	V
I <sub>IH</sub>	Input "H" current		VI = 5 V, Vcc = 5 V	-	-	5.0	µA
I <sub>IL</sub>	Input "L" current		VI = 0 V, Vcc = 5 V	-	-	-5.0	µA
R <sub>PULLUP</sub>	Pull-up resistance		VI = 0 V, Vcc = 5 V	30	50	167	kΩ
R <sub>RXIN</sub>	Feedback resistance	XIN		-	1.0	-	MΩ
R <sub>RXCIN</sub>	Feedback resistance	XCIN		-	18	-	MΩ
V <sub>RAM</sub>	RAM hold voltage		During stop mode	1.8	-	-	V

NOTE:


1. Vcc = 4.2 to 5.5 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

**Timing Requirements**(Unless Otherwise Specified:  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{OPR} = 25^\circ\text{C}$ ) [ $V_{CC} = 5\text{ V}$ ]**Table 5.18 XIN Input, XCIN Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(XIN)$	XIN input cycle time	50	—	ns
$t_{WH}(XIN)$	XIN input "H" width	25	—	ns
$t_{WL}(XIN)$	XIN input "L" width	25	—	ns
$t_C(XCIN)$	XCIN input cycle time	14	—	$\mu\text{s}$
$t_{WH}(XCIN)$	XCIN input "H" width	7	—	$\mu\text{s}$
$t_{WL}(XCIN)$	XCIN input "L" width	7	—	$\mu\text{s}$

**Figure 5.8 XIN Input and XCIN Input Timing Diagram when  $V_{CC} = 5\text{ V}$** **Table 5.19 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(TRAIO)$	TRAIO input cycle time	100	—	ns
$t_{WH}(TRAIO)$	TRAIO input "H" width	40	—	ns
$t_{WL}(TRAIO)$	TRAIO input "L" width	40	—	ns

**Figure 5.9 TRAIO Input Timing Diagram when  $V_{CC} = 5\text{ V}$**

**Table 5.22 Electrical Characteristics (3) [Vcc = 3 V]**

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
VOH	Output "H" voltage	Except P1_0 to P1_7, XOUT	I <sub>OH</sub> = -1 mA	Vcc - 0.5	—	Vcc	V	
		P1_0 to P1_7	Drive capacity HIGH	I <sub>OH</sub> = -5 mA	Vcc - 0.5	—	Vcc	V
			Drive capacity LOW	I <sub>OH</sub> = -1 mA	Vcc - 0.5	—	Vcc	V
		XOUT	Drive capacity HIGH	I <sub>OH</sub> = -0.1 mA	Vcc - 0.5	—	Vcc	V
			Drive capacity LOW	I <sub>OH</sub> = -50 µA	Vcc - 0.5	—	Vcc	V
VOL	Output "L" voltage	Except P1_0 to P1_7, XOUT	I <sub>OL</sub> = 1 mA	—	—	0.5	V	
		P1_0 to P1_7	Drive capacity HIGH	I <sub>OL</sub> = 5 mA	—	—	0.5	V
			Drive capacity LOW	I <sub>OL</sub> = 1 mA	—	—	0.5	V
		XOUT	Drive capacity HIGH	I <sub>OL</sub> = 0.1 mA	—	—	0.5	V
			Drive capacity LOW	I <sub>OL</sub> = 50 µA	—	—	0.5	V
VT+VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO		0.1	0.3	—	V	
		RESET		0.1	0.4	—	V	
I <sub>IH</sub>	Input "H" current		V <sub>I</sub> = 3 V, V <sub>CC</sub> = 3 V	—	—	4.0	µA	
I <sub>IL</sub>	Input "L" current		V <sub>I</sub> = 0 V, V <sub>CC</sub> = 3 V	—	—	-4.0	µA	
R <sub>PULLUP</sub>	Pull-up resistance		V <sub>I</sub> = 0 V, V <sub>CC</sub> = 3 V	66	160	500	kΩ	
R <sub>IXIN</sub>	Feedback resistance	XIN		—	3.0	—	MΩ	
R <sub>IXCIN</sub>	Feedback resistance	XCIN		—	18	—	MΩ	
V <sub>RAM</sub>	RAM hold voltage		During stop mode	1.8	—	—	V	

NOTE:

1. V<sub>CC</sub> = 2.7 to 3.3 V at T<sub>OPR</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

**Table 5.28 Electrical Characteristics (5) [Vcc = 2.2 V]**


Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
VOH	Output "H" voltage	Except P1_0 to P1_7, XOUT	IOH = -1 mA	Vcc - 0.5	—	Vcc	V	
		P1_0 to P1_7	Drive capacity HIGH	IOH = -2 mA	Vcc - 0.5	—	Vcc	V
			Drive capacity LOW	IOH = -1 mA	Vcc - 0.5	—	Vcc	V
		XOUT	Drive capacity HIGH	IOH = -0.1 mA	Vcc - 0.5	—	Vcc	V
			Drive capacity LOW	IOH = -50 µA	Vcc - 0.5	—	Vcc	V
VOL	Output "L" voltage	Except P1_0 to P1_7, XOUT	IOL = 1 mA	—	—	0.5	V	
		P1_0 to P1_7	Drive capacity HIGH	IOL = 2 mA	—	—	0.5	V
			Drive capacity LOW	IOL = 1 mA	—	—	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	—	—	0.5	V
			Drive capacity LOW	IOL = 50 µA	—	—	0.5	V
VT+VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.05	0.3	—	V
		RESET			0.05	0.15	—	V
I <sub>IH</sub>	Input "H" current		VI = 2.2 V	—	—	4.0	µA	
I <sub>IL</sub>	Input "L" current		VI = 0 V	—	—	-4.0	µA	
R <sub>PULLUP</sub>	Pull-up resistance		VI = 0 V	100	200	600	kΩ	
R <sub>XIN</sub>	Feedback resistance	XIN			—	5	—	MΩ
R <sub>XCIN</sub>	Feedback resistance	XCIN			—	35	—	MΩ
V <sub>RAM</sub>	RAM hold voltage		During stop mode	1.8	—	—	V	

NOTE:

1. Vcc = 2.2 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

**Table 5.32 Serial Interface**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{C(CK)}$	CLK <i>i</i> input cycle time	800	—	ns
$t_{W(CKH)}$	CLK <i>i</i> input "H" width	400	—	ns
$t_{W(CKL)}$	CLK <i>i</i> input "L" width	400	—	ns
$t_{d(C-Q)}$	TX <i>D</i> <i>i</i> output delay time	—	200	ns
$t_{h(C-Q)}$	TX <i>D</i> <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RX <i>D</i> <i>i</i> input setup time	150	—	ns
$t_{h(C-D)}$	RX <i>D</i> <i>i</i> input hold time	90	—	ns

 $i = 0 \text{ or } 1$ **Figure 5.18 Serial Interface Timing Diagram when  $V_{CC} = 2.2 \text{ V}$** **Table 5.33 External Interrupt  $\overline{\text{INT}}_i$  ( $i = 0, 1, 3$ ) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{W(INH)}$	$\overline{\text{INT}}_i$ input "H" width	1000 <sup>(1)</sup>	—	ns
$t_{W(INL)}$	$\overline{\text{INT}}_i$ input "L" width	1000 <sup>(2)</sup>	—	ns

## NOTES:

- When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use an  $\overline{\text{INT}}_i$  input HIGH width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use an  $\overline{\text{INT}}_i$  input LOW width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.


**Figure 5.19 External Interrupt  $\overline{\text{INT}}_i$  Input Timing Diagram when  $V_{CC} = 2.2 \text{ V}$**

**Table 5.48 Electrical Characteristics (2) [Vcc = 5 V]**  
**(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	10	17	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	6	—	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	5	—	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	4	—	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2.5	—	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz No division	—	10	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	4	—	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	—	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2.5	—	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	—	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	25	75	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	23	60	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	0.8	3.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	1.2	—	μA
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	4.0	—	μA

**Table 5.51 Serial Interface**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	200	—	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width	100	—	ns
$t_{w(CKL)}$	CLK <i>i</i> input "L" width	100	—	ns
$t_{d(C-Q)}$	TX <i>D</i> <i>i</i> output delay time	—	50	ns
$t_{h(C-Q)}$	TX <i>D</i> <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RX <i>D</i> <i>i</i> input setup time	50	—	ns
$t_{h(C-D)}$	RX <i>D</i> <i>i</i> input hold time	90	—	ns

 $i = 0 \text{ or } 1$ **Figure 5.29 Serial Interface Timing Diagram when  $V_{cc} = 5 \text{ V}$** **Table 5.52 External Interrupt  $\overline{\text{INT}}_i$  ( $i = 0, 1, 3$ ) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\text{INH})}$	$\overline{\text{INT}}_i$ input "H" width	250 <sup>(1)</sup>	—	ns
$t_{w(\text{INL})}$	$\overline{\text{INT}}_i$ input "L" width	250 <sup>(2)</sup>	—	ns


## NOTES:

- When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use an  $\overline{\text{INT}}_i$  input HIGH width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use an  $\overline{\text{INT}}_i$  input LOW width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.


**Figure 5.30 External Interrupt  $\overline{\text{INT}}_i$  Input Timing Diagram when  $V_{cc} = 5 \text{ V}$**

**Timing requirements**(Unless Otherwise Specified:  $V_{CC} = 3\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{OPR} = 25^\circ\text{C}$ ) [ $V_{CC} = 3\text{ V}$ ]**Table 5.55 XIN Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(XIN)$	XIN input cycle time	100	—	ns
$t_{WH}(XIN)$	XIN input "H" width	40	—	ns
$t_{WL}(XIN)$	XIN input "L" width	40	—	ns

**Figure 5.31 XIN Input Timing Diagram when  $V_{CC} = 3\text{ V}$** **Table 5.56 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(TRAIO)$	TRAIO input cycle time	300	—	ns
$t_{WH}(TRAIO)$	TRAIO input "H" width	120	—	ns
$t_{WL}(TRAIO)$	TRAIO input "L" width	120	—	ns

**Figure 5.32 TRAIO Input Timing Diagram when  $V_{CC} = 3\text{ V}$**