

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21266snfp-x6

1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C CPU core, and are packaged in a 32-pin molded-plastic LQFP. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Furthermore, the R8C/27 Group has on-chip data flash (1 KB × 2 blocks).

The difference between the R8C/26 Group and R8C/27 Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer products, automotive, etc.

Table 1.2 Functions and Specifications for R8C/27 Group


Item		Specification
CPU	Number of fundamental instructions	89 instructions
	Minimum instruction execution time	50 ns ($f(XIN) = 20$ MHz, VCC = 3.0 to 5.5 V) (other than K version) 62.5 ns ($f(XIN) = 16$ MHz, VCC = 3.0 to 5.5 V) (K version) 100 ns ($f(XIN) = 10$ MHz, VCC = 2.7 to 5.5 V) 200 ns ($f(XIN) = 5$ MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
Peripheral Functions	Memory capacity	Refer to Table 1.4 Product Information of R8C/27 Group
	Ports	I/O ports: 25 pins, Input port: 3 pins
	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel Timer RB: 8 bits × 1 channel (Each timer equipped with 8-bit prescaler) Timer RC: 16 bits × 1 channel (Input capture and output compare circuits) Timer RE: With real-time clock and compare match function (For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1) Clock synchronous serial I/O, UART
	Clock synchronous serial interface	1 channel I ² C bus Interface ⁽¹⁾ Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits × 1 channel (with prescaler) Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources, Software: 4 sources, Priority levels: 7 levels
	Clock generation circuits	3 circuits <ul style="list-style-type: none"> • XIN clock generation circuit (with on-chip feedback resistor) • On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has a frequency adjustment function • XCIN clock generation circuit (32 kHz) (N, D version) • Real-time clock (timer RE) (N, D version)
	Oscillation-stopped detector	XIN clock oscillation stop detection function
	Voltage detection circuit	On-chip
	Power-on reset circuit	On-chip
Electrical Characteristics	Supply voltage	VCC = 3.0 to 5.5 V ($f(XIN) = 20$ MHz) (other than K version) VCC = 3.0 to 5.5 V ($f(XIN) = 16$ MHz) (K version) VCC = 2.7 to 5.5 V ($f(XIN) = 10$ MHz) VCC = 2.2 to 5.5 V ($f(XIN) = 5$ MHz) (N, D version)
	Current consumption (N, D version)	Typ. 10 mA (VCC = 5.0 V, $f(XIN) = 20$ MHz) Typ. 6 mA (VCC = 3.0 V, $f(XIN) = 10$ MHz) Typ. 2.0 μA (VCC = 3.0 V, wait mode ($f(XCIN) = 32$ kHz)) Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V
	Programming and erasure endurance	10,000 times (data flash) 1,000 times (program ROM)
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D, J version) ⁽²⁾ , -40 to 125°C (K version) ⁽²⁾
Package		32-pin molded-plastic LQFP

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D, K version if D, K version functions are to be used.

1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).



NOTES:

1. P4_7 is an input-only port.
2. Can be assigned to the pin in parentheses by a program.
3. XCIN, XCOUT can be used only for N or D version.
4. Confirm the pin 1 position on the package by referring to the package dimensions.

Figure 1.4 Pin Assignments (Top View)

1.6 Pin Functions

Table 1.5 lists Pin Functions.

Table 1.5 Pin Functions

Type	Symbol	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 2.2 to 5.5 V (J, K version are 2.7 to 5.5 V) to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XIN clock output	XOUT	O	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins. To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
XCIN clock input (N, D version)	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins. To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
XCIN clock output (N, D version)	XCOUT	O	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins. To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0, INT1, INT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRA0	O	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	O	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOD, TRCIOC	I/O	Sharing output-compare output / input-capture input / PWM / PWM2 output pins
Timer RE	TREO	O	Timer RE output pin
Serial interface	CLK0, CLK1	I/O	Clock I/O pin
	RXD0, RXD1	I	Receive data input pin
	TXD0, TXD1	O	Transmit data output pin
I ² C bus interface	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
Clock synchronous serial I/O with chip select	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
I/O port	P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5, P5_3, P5_4	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P1_0 to P1_7 also function as LED drive ports (N, D version).
Input port	P4_2, P4_6, P4_7	I	Input-only ports

I: Input O: Output I/O: Input and output

Table 1.6 Pin Name Information by Pin Number

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules					
			Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I ² C bus Interface	A/D Converter
1		P3_5		(TRCIOD) ⁽¹⁾		SSCK	SCL	
2		P3_7		TRAO	RXD1/ (TXD1) ^(1, 3)	SSO		
3	RESET							
4	XOUT/XCOUT ⁽²⁾	P4_7						
5	VSS/AVSS							
6	XIN/XCIN ⁽²⁾	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0		(RXD1) ^(1, 3)			
10		P1_7	INT1	TRAIO				
11		P3_6	(INT1) ⁽¹⁾		(TXD1)/ (RXD1) ^(1, 3)			
12		P3_1		TRBO				
13		P5_4		TRCIOD				
14		P5_3		TRCIOC				
15		P1_6			CLK0	(SSI) ⁽¹⁾		
16		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO)				AN11
19		P1_2	KI2	TRCIOB				AN10
20	VRFF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG				AN9
22		P1_0	KI0					AN8
23		P3_3	INT3	TRCCLK		SSI		
24		P3_4		(TRCIOC) ⁽¹⁾		SCS	SDA	
25		P0_7						AN0
26		P0_6						AN1
27		P0_5			CLK1			AN2
28		P0_4		TREO				AN3
29		P0_3						AN4
30		P0_2						AN5
31		P0_1						AN6
32		P0_0			(TXD1) ^(1, 3)			AN7

NOTES:

1. This can be assigned to the pin in parentheses by a program.
2. XCIN, XCOUT can be used only for N or D version.
3. For the combination of using pins TXD1 and RXD1, refer to **Figure 15.7 Registers PINSR1 and PMR** of Hardware Manual (REJ09B0278).

3. Memory

3.1 R8C/26 Group

Figure 3.1 is a Memory Map of R8C/26 Group. The R8C/26 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/26 Group

3.2 R8C/27 Group

Figure 3.2 is a Memory Map of R8C/27 Group. The R8C/27 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/27 Group

Table 4.2 SFR Information (2)(1)

Address	Register	Symbol	After reset
0030h			
0031h	Voltage Detection Register 1 (2)	VCA1	00001000b
0032h	Voltage Detection Register 2 (2)	VCA2	<ul style="list-style-type: none"> • N, D version 00h⁽³⁾ 00100000b⁽⁴⁾ • J, K version 00h⁽⁷⁾ 01000000b⁽⁸⁾
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register (5)	VW1C	<ul style="list-style-type: none"> • N, D version 00001000b • J, K version 0000X000b⁽⁷⁾ 0100X001b⁽⁸⁾
0037h	Voltage Monitor 2 Circuit Control Register (5)	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register (6)	VW0C	0000X000b ⁽³⁾
0039h			0100X001b ⁽⁴⁾
003Fh			
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXXX000b
004Fh	SSU/IIC bus Interrupt Control Register ⁽⁹⁾	SSUIC/IICIC	XXXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXXX000b
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh			
005Fh			
0060h			
006Fh			
0070h			
007Fh			

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.
(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect this register.
3. The LVD0ON bit in the OFS register is set to 1 and hardware reset.
4. Power-on reset, voltage monitor 0 reset or the LVD0ON bit in the OFS register is set to 0, and hardware reset.
5. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.
(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect b2 and b3.
6. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.
(J, K version) These regions are reserved. Do not access locations in these regions.
7. The LVD1ON bit in the OFS register is set to 1 and hardware reset.
8. Power-on reset, voltage monitor 1 reset, or the LVD1ON bit in the OFS register is set to 0 and hardware reset.
9. Selected by the IICSEL bit in the PMR register.

5. Electrical Characteristics

5.1 N, D Version

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
Vcc/AVcc	Supply voltage		2.2	—	5.5	V
Vss/AVss	Supply voltage		—	0	—	V
ViH	Input "H" voltage		0.8 Vcc	—	Vcc	V
VIL	Input "L" voltage		0	—	0.2 Vcc	V
IoH(sum)	Peak sum output "H" current	Sum of all pins IoH(peak)	—	—	-160	mA
IoH(sum)	Average sum output "H" current	Sum of all pins IoH(avg)	—	—	-80	mA
IoH(peak)	Peak output "H" current	Except P1_0 to P1_7	—	—	-10	mA
		P1_0 to P1_7	—	—	-40	mA
IoH(avg)	Average output "H" current	Except P1_0 to P1_7	—	—	-5	mA
		P1_0 to P1_7	—	—	-20	mA
IoL(sum)	Peak sum output "L" currents	Sum of all pins IoL(peak)	—	—	160	mA
IoL(sum)	Average sum output "L" currents	Sum of all pins IoL(avg)	—	—	80	mA
IoL(peak)	Peak output "L" currents	Except P1_0 to P1_7	—	—	10	mA
		P1_0 to P1_7	—	—	40	mA
IoL(avg)	Average output "L" current	Except P1_0 to P1_7	—	—	5	mA
		P1_0 to P1_7	—	—	20	mA
f(XIN)	XIN clock input oscillation frequency		3.0 V ≤ Vcc ≤ 5.5 V	0	—	20 MHz
			2.7 V ≤ Vcc < 3.0 V	0	—	10 MHz
			2.2 V ≤ Vcc < 2.7 V	0	—	5 MHz
f(XCIN)	XCIN clock input oscillation frequency	2.2 V ≤ Vcc ≤ 5.5 V	0	—	70 kHz	
—	System clock	OCD2 = 0 XIN clock selected	3.0 V ≤ Vcc ≤ 5.5 V	0	—	20 MHz
			2.7 V ≤ Vcc < 3.0 V	0	—	10 MHz
			2.2 V ≤ Vcc < 2.7 V	0	—	5 MHz
	OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	—	125	—	kHz
		FRA01 = 1 High-speed on-chip oscillator clock selected	—	—	20	MHz
		3.0 V ≤ Vcc ≤ 5.5 V	—	—	10	MHz
		FRA01 = 1 High-speed on-chip oscillator clock selected	—	—	5	MHz
		2.7 V ≤ Vcc ≤ 5.5 V	—	—	5	MHz

NOTES:


1. Vcc = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.


Table 5.3 A/D Converter Characteristics

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	V _{ref} = AVCC	-	-	10	Bits
-	Absolute accuracy	10-bit mode	φAD = 10 MHz, V _{ref} = AVCC = 5.0 V	-	-	±3 LSB
		8-bit mode	φAD = 10 MHz, V _{ref} = AVCC = 5.0 V	-	-	±2 LSB
		10-bit mode	φAD = 10 MHz, V _{ref} = AVCC = 3.3 V	-	-	±5 LSB
		8-bit mode	φAD = 10 MHz, V _{ref} = AVCC = 3.3 V	-	-	±2 LSB
		10-bit mode	φAD = 5 MHz, V _{ref} = AVCC = 2.2 V	-	-	±5 LSB
		8-bit mode	φAD = 5 MHz, V _{ref} = AVCC = 2.2 V	-	-	±2 LSB
Rladder	Resistor ladder	V _{ref} = AVCC	10	-	40	kΩ
t _{conv}	Conversion time	10-bit mode	φAD = 10 MHz, V _{ref} = AVCC = 5.0 V	3.3	-	- μs
		8-bit mode	φAD = 10 MHz, V _{ref} = AVCC = 5.0 V	2.8	-	- μs
V _{ref}	Reference voltage			2.2	-	AVCC V
V _{IA}	Analog input voltage ⁽²⁾			0	-	AVCC V
-	A/D operating clock frequency	Without sample and hold	V _{ref} = AVCC = 2.7 to 5.5 V	0.25	-	10 MHz
		With sample and hold	V _{ref} = AVCC = 2.7 to 5.5 V	1	-	10 MHz
		Without sample and hold	V _{ref} = AVCC = 2.2 to 5.5 V	0.25	-	5 MHz
		With sample and hold	V _{ref} = AVCC = 2.2 to 5.5 V	1	-	5 MHz

NOTES:

1. AVCC = 2.2 to 5.5 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

**Figure 5.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit**

**Figure 5.2 Time delay until Suspend****Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V_{det0}	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	$VCA25 = 1$, $Vcc = 5.0$ V	-	0.9	-	μ A
$td(E-A)$	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	-	300	μ s
V_{ccmin}	MCU operating voltage minimum value		2.2	-	-	V

NOTES:

1. The measurement condition is $Vcc = 2.2$ to 5.5 V and $T_{opr} = -20$ to 85° C (N version) / -40 to 85° C (D version).
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V_{det1}	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time ⁽²⁾		-	40	-	μ s
-	Voltage detection circuit self power consumption	$VCA26 = 1$, $Vcc = 5.0$ V	-	0.6	-	μ A
$td(E-A)$	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μ s

NOTES:

1. The measurement condition is $Vcc = 2.2$ to 5.5 V and $T_{opr} = -20$ to 85° C (N version) / -40 to 85° C (D version).
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1} .
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
4. This parameter shows the voltage detection level when the power supply drops.
The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V_{det2}	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		-	40	-	μ s
-	Voltage detection circuit self power consumption	$VCA27 = 1$, $Vcc = 5.0$ V	-	0.6	-	μ A
$td(E-A)$	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μ s

NOTES:

1. The measurement condition is $Vcc = 2.2$ to 5.5 V and $T_{opr} = -20$ to 85° C (N version) / -40 to 85° C (D version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes V_{det2} .
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.28 Electrical Characteristics (5) [Vcc = 2.2 V]


Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
VOH	Output "H" voltage	Except P1_0 to P1_7, XOUT	IOH = -1 mA	Vcc - 0.5	—	Vcc	V	
		P1_0 to P1_7	Drive capacity HIGH	IOH = -2 mA	Vcc - 0.5	—	Vcc	V
			Drive capacity LOW	IOH = -1 mA	Vcc - 0.5	—	Vcc	V
		XOUT	Drive capacity HIGH	IOH = -0.1 mA	Vcc - 0.5	—	Vcc	V
			Drive capacity LOW	IOH = -50 µA	Vcc - 0.5	—	Vcc	V
VOL	Output "L" voltage	Except P1_0 to P1_7, XOUT	IOL = 1 mA	—	—	0.5	V	
		P1_0 to P1_7	Drive capacity HIGH	IOL = 2 mA	—	—	0.5	V
			Drive capacity LOW	IOL = 1 mA	—	—	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	—	—	0.5	V
			Drive capacity LOW	IOL = 50 µA	—	—	0.5	V
VT+VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.05	0.3	—	V
		RESET			0.05	0.15	—	V
I _{IH}	Input "H" current		VI = 2.2 V	—	—	4.0	µA	
I _{IL}	Input "L" current		VI = 0 V	—	—	-4.0	µA	
R _{PULLUP}	Pull-up resistance		VI = 0 V	100	200	600	kΩ	
R _{XIN}	Feedback resistance	XIN			—	5	—	MΩ
R _{XCIN}	Feedback resistance	XCIN			—	35	—	MΩ
V _{RAM}	RAM hold voltage		During stop mode	1.8	—	—	V	

NOTE:

1. V_{CC} = 2.2 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

Table 5.32 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{C(CK)}$	CLK <i>i</i> input cycle time	800	—	ns
$t_{W(CKH)}$	CLK <i>i</i> input "H" width	400	—	ns
$t_{W(CKL)}$	CLK <i>i</i> input "L" width	400	—	ns
$t_{d(C-Q)}$	TX <i>D</i> <i>i</i> output delay time	—	200	ns
$t_{h(C-Q)}$	TX <i>D</i> <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RX <i>D</i> <i>i</i> input setup time	150	—	ns
$t_{h(C-D)}$	RX <i>D</i> <i>i</i> input hold time	90	—	ns

 $i = 0 \text{ or } 1$ **Figure 5.18 Serial Interface Timing Diagram when $V_{CC} = 2.2 \text{ V}$** **Table 5.33 External Interrupt $\overline{\text{INT}}_i$ ($i = 0, 1, 3$) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{W(INH)}$	$\overline{\text{INT}}_i$ input "H" width	1000 ⁽¹⁾	—	ns
$t_{W(INL)}$	$\overline{\text{INT}}_i$ input "L" width	1000 ⁽²⁾	—	ns

NOTES:

- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.


**Figure 5.19 External Interrupt $\overline{\text{INT}}_i$ Input Timing Diagram when $V_{CC} = 2.2 \text{ V}$**

Table 5.41 Power-on Reset Circuit, Voltage Monitor 1 Reset Electrical Characteristics⁽³⁾

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{por1}	Power-on reset valid voltage ⁽⁴⁾		—	—	0.1	V
V _{por2}	Power-on reset or voltage monitor 1 reset valid voltage		0	—	V _{det1}	V
t _{rh}	External power Vcc rise gradient	V _{cc} ≤ 3.6 V	20(2)	—	—	mV/msec
		V _{cc} > 3.6 V	20(2)	—	2,000	mV/msec

NOTES:

1. The measurement condition is T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. This condition (the minimum value of external power V_{cc} rise gradient) does not apply if V_{por2} ≥ 1.0 V.
3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
4. t_{w(por1)} indicates the duration the external power V_{cc} must be held below the effective voltage (V_{por1}) to enable a power on reset. When turning on the power for the first time, maintain t_{w(por1)} for 30 s or more if -20°C ≤ T_{opr} ≤ 125°C, maintain t_{w(por1)} for 3,000 s or more if -40°C ≤ T_{opr} < -20°C.



**Figure 5.22 Reset Circuit Electrical Characteristics**

Table 5.46 Timing Requirements of I²C bus Interface⁽¹⁾

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
tsCL	SCL input cycle time		12tCyc + 600 ⁽²⁾	—	—	ns
tsCLH	SCL input "H" width		3tCyc + 300 ⁽²⁾	—	—	ns
tsCLL	SCL input "L" width		5tCyc + 500 ⁽²⁾	—	—	ns
tsf	SCL, SDA input fall time		—	—	300	ns
tSP	SCL, SDA input spike pulse rejection time		—	—	1tCyc ⁽²⁾	ns
tBUF	SDA input bus-free time		5tCyc ⁽²⁾	—	—	ns
tSTAH	Start condition input hold time		3tCyc ⁽²⁾	—	—	ns
tSTAS	Retransmit start condition input setup time		3tCyc ⁽²⁾	—	—	ns
tSTOP	Stop condition input setup time		3tCyc ⁽²⁾	—	—	ns
tSDAS	Data input setup time		1tCyc + 20 ⁽²⁾	—	—	ns
tSDAH	Data input hold time		0	—	—	ns

NOTES:

1. V_{CC} = 2.7 to 5.5 V, V_{SS} = 0 V at T_{OPR} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. 1tCyc = 1/f₁(s)



NOTES:

1. Start condition
2. Stop condition
3. Retransmit start condition


Figure 5.26 I/O Timing of I²C bus Interface

Table 5.48 Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	10	17	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	6	—	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	5	—	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	4	—	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2.5	—	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz No division	—	10	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	4	—	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	—	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2.5	—	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	—	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	25	75	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	23	60	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	0.8	3.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	1.2	—	μA
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	4.0	—	μA

Table 5.51 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	200	—	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width	100	—	ns
$t_{w(CKL)}$	CLK <i>i</i> input "L" width	100	—	ns
$t_{d(C-Q)}$	TX <i>D</i> <i>i</i> output delay time	—	50	ns
$t_{h(C-Q)}$	TX <i>D</i> <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RX <i>D</i> <i>i</i> input setup time	50	—	ns
$t_{h(C-D)}$	RX <i>D</i> <i>i</i> input hold time	90	—	ns

 $i = 0 \text{ or } 1$ **Figure 5.29 Serial Interface Timing Diagram when $V_{CC} = 5 \text{ V}$** **Table 5.52 External Interrupt $\overline{\text{INT}}_i$ ($i = 0, 1, 3$) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\text{INH})}$	$\overline{\text{INT}}_i$ input "H" width	250 ⁽¹⁾	—	ns
$t_{w(\text{INL})}$	$\overline{\text{INT}}_i$ input "L" width	250 ⁽²⁾	—	ns

NOTES:

- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.



**Figure 5.30 External Interrupt $\overline{\text{INT}}_i$ Input Timing Diagram when $V_{CC} = 5 \text{ V}$**

Table 5.57 Serial Interface


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	300	—	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width	150	—	ns
$t_{w(CKL)}$	CLK <i>i</i> Input "L" width	150	—	ns
$t_{d(C-Q)}$	TX <i>D</i> <i>i</i> output delay time	—	80	ns
$t_{h(C-Q)}$	TX <i>D</i> <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RX <i>D</i> <i>i</i> input setup time	70	—	ns
$t_{h(C-D)}$	RX <i>D</i> <i>i</i> input hold time	90	—	ns

i = 0 or 1**Figure 5.33 Serial Interface Timing Diagram when $V_{cc} = 3$ V****Table 5.58 External Interrupt \overline{INT}_i ($i = 0, 1, 3$) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	\overline{INT}_i input "H" width	380 ⁽¹⁾	—	ns
$t_{w(INL)}$	\overline{INT}_i input "L" width	380 ⁽²⁾	—	ns


NOTES:

- When selecting the digital filter by the \overline{INT}_i input filter select bit, use an \overline{INT}_i input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the \overline{INT}_i input filter select bit, use an \overline{INT}_i input LOW width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.

**Figure 5.34 External Interrupt \overline{INT}_i Input Timing Diagram when $V_{cc} = 3$ V**

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Technology website.



REVISION HISTORY		R8C/26 Group, R8C/27 Group Datasheet	
Rev.	Date	Description	
		Page	Summary
0.10	Nov 14, 2005	–	First edition issued
0.20	Feb 06, 2006	2, 3 9 18 19 22 to 45	Table 1.1 Functions and Specifications for R8C/26Group and Table 1.2 Functions and Specifications for R8C/27 Group; Minimum instruction execution time and Supply voltage revised Table 1.6 Pin Name Information by Pin Number; “XOUT” → “XOUT/XCOUT” and “XIN” → “XIN/XCIN” revised Table 4.4 SFR Information (4); 00FEh: “DRR” → “P1DRR” revised Table 4.5 SFR Information (5); -0119h: “Timer RE Minute Data Register / Compare Register” → “Timer RE Minute Data Register / Compare Data Register” -011Ah: “Timer RE Time Data Register” → “Timer RE Hour Data Register” -011Bh: “Timer RE Day Data Register” → “Timer RE Day of Week Data Register” revised 5. Electrical Characteristics added
1.00	Nov 08, 2006	All pages 2 3 4 5 6 7 9 15 18 22 23 24 25 26	“Preliminary” deleted Table 1.1 revised Table 1.2 revised Figure 1.1 revised Table 1.3 revised Table 1.4 revised Figure 1.4 revised Table 1.6 revised Table 4.1; <ul style="list-style-type: none">• 001Ch: “00h” → “00h, 10000000b” revised• 000Fh: “000XXXXXb” → “00X11111b” revised• 0029h: “High-Speed On-Chip Oscillator Control Register 4, FRA4, When shipping” added• 002Bh: “High-Speed On-Chip Oscillator Control Register 6, FRA6, When shipping” added• 0032h: “00h, 01000000b” → “00h, 00100000b” revised• 0038h: “00001000b, 01001001b” → “0000X000b, 0100X001b” revised• NOTE3 and 4 revised; NOTE6 added Table 4.4; <ul style="list-style-type: none">• 00E0h, 00E1h, 00E5h, 00E8h, 00E9h: “XXh” → “00h” revised• 00FDh: “XX00000000b” → “00h” revised Table 5.2 revised Figure 5.1 title revised Table 5.4 revised Table 5.5 revised Figure 5.2 title revised and Table 5.7 NOTE4 added