



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	1.5К х 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21266syfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

CPU	Item Number of fundamental	Specification 89 instructions
CPU		
	instructions	
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version) (25  so (f(XIN)) = 40  MHz + 100  so = 2.0  to  5.5  V) (f(x)  sortion)
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 2.3 to 5.5 V) (NL D version)
	Operating mode	200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
Daniah anal	Memory capacity	Refer to Table 1.4 Product Information of R8C/27 Group
Peripheral	Ports	I/O ports: 25 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel
		Timer RB: 8 bits × 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits × 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function
	O a ni a l in ta nf	(For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1)
		Clock synchronous serial I/O, UART
	Clock synchronous	1 channel
	serial interface	I <sup>2</sup> C bus Interface <sup>(1)</sup>
		Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler)
		Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources,
		Software: 4 sources, Priority levels: 7 levels
	Clock generation	3 circuits
	circuits	<ul> <li>XIN clock generation circuit (with on-chip feedback resistor)</li> </ul>
		<ul> <li>On-chip oscillator (high speed, low speed)</li> </ul>
		High-speed on-chip oscillator has a frequency adjustment function
		<ul> <li>XCIN clock generation circuit (32 kHz) (N, D version)</li> </ul>
		Real-time clock (timer RE) (N, D version)
	Oscillation-stopped	XIN clock oscillation stop detection function
	detector	2
	Voltage detection circuit	On-chip
	Power-on reset circuit	On-chip
Electrical	Supply voltage	VCC = $3.0$ to $5.5$ V (f(XIN) = $20$ MHz) (other than K version)
Characteristics		VCC = $3.0 \text{ to } 5.5 \text{ V} (f(XIN) = 16 \text{ MHz}) (K \text{ version})$
		VCC = 2.7 to 5.5 V ( $f(XIN) = 10 \text{ MHz}$ )
	-	VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	(N, D version)	Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
		Typ. 2.0 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
		Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Flash Memory	Programming and	VCC = 2.7 to 5.5 V
	erasure voltage	
	Programming and	10,000 times (data flash)
	erasure endurance	1,000 times (program ROM)
Operating Ambie	ent Temperature	-20 to 85°C (N version)
		-40 to 85°C (D, J version) <sup>(2)</sup> , -40 to 125°C (K version) <sup>(2)</sup>
Package		32-pin molded-plastic LQFP

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.

2. Specify the D, K version if D, K version functions are to be used.



Figure 1.2 Part Number, Memory Size, and Package of R8C/26 Group



				I/O Pin	Functions for a	of Peripheral Mo	dules	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	l <sup>2</sup> C bus Interface	A/D Converter
1		P3_5		(TRCIOD) <sup>(1)</sup>		SSCK	SCL	
2		P3_7		TRAO	RXD1/ (TXD1) <sup>(1, 3)</sup>	SSO		
3	RESET							
4	XOUT/XCOUT <sup>(2)</sup>	P4_7						
5	VSS/AVSS							
6	XIN/XCIN <sup>(2)</sup>	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0		(RXD1) <sup>(1, 3)</sup>			
10		P1_7	INT1	TRAIO				
11		P3_6	(INT1) <sup>(1)</sup>		(TXD1)/ (RXD1) <sup>(1, 3)</sup>			
12		P3_1		TRBO				
13		P5_4		TRCIOD				
14		P5_3		TRCIOC				
15		P1_6			CLK0	(SSI) <sup>(1)</sup>		
16		P1_5	(INT1) <sup>(1)</sup>	(TRAIO) <sup>(1)</sup>	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO)				AN11
19		P1_2	KI2	TRCIOB				AN10
20	VRFF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG				AN9
22		P1_0	KI0					AN8
23		P3_3	INT3	TRCCLK		SSI		
24		P3_4		(TRCIOC) <sup>(1)</sup>		SCS	SDA	
25		P0_7						AN0
26		P0_6						AN1
27		P0_5			CLK1			AN2
28		P0_4		TREO				AN3
29		P0_3						AN4
30		P0_2						AN5
31		P0_1						AN6
32		P0_0			(TXD1) <sup>(1, 3)</sup>			AN7

 Table 1.6
 Pin Name Information by Pin Number

1. This can be assigned to the pin in parentheses by a program.

2. XCIN, XCOUT can be used only for N or D version.

3. For the combination of using pins TXD1 and RXD1, refer to **Figure 15.7 Registers PINSR1 and PMR** of Hardware Manual (REJ09B0278).

#### Table 4.2SFR Information (2)<sup>(1)</sup>

Address	Register	Symbol	After reset
0030h	-		
0031h	Voltage Detection Register 1 (2)	VCA1	00001000b
0032h	Voltage Detection Register 2 <sup>(2)</sup>	VCA2	<ul> <li>N, D version 00h<sup>(3)</sup> 00100000b<sup>(4)</sup></li> <li>J, K version 00h<sup>(7)</sup> 0100000b<sup>(8)</sup></li> </ul>
0033h			01000000000
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register (5)	VW1C	N, D version 00001000b     J, K version 0000X000b <sup>(7)</sup> 0100X001b <sup>(8)</sup>
0037h	Voltage Monitor 2 Circuit Control Register (5)	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register <sup>(6)</sup>	VW0C	0000X000b <sup>(3)</sup> 0100X001b <sup>(4)</sup>
0039h			
003Fh			
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh 0050h	SSU/IIC bus Interrupt Control Register <sup>(9)</sup>	SSUIC/IICIC	XXXXX000b
0050h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0051h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0052h	UART1 Transmit Interrupt Control Register	SITIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	SIRIC	XXXXX000b
0055h		51116	XXXXX0000D
0055h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0050h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INTIIC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			

006Fh 0070h

0060h

#### 007Fh

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect this register.

3. The LVD0ON bit in the OFS register is set to 1 and hardware reset.

4. Power-on reset, voltage monitor 0 reset or the LVD0ON bit in the OFS register is set to 0, and hardware reset.

5. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect b2 and b3.

6. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.

(J, K version) These regions are reserved. Do not access locations in these regions.

7. The LVD1ON bit in the OFS register is set to 1 and hardware reset.

8. Power-on reset, voltage monitor 1 reset, or the LVD1ON bit in the OFS register is set to 0 and hardware reset.

9. Selected by the IICSEL bit in the PMR register.



Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C0h		70	XXh
00C2h			
00C2h			
00C3h			
00C4n			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h			
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	00h
00E0h	Port P1 Register	P1	00h
00E1h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E3h		FDI	0011
00E4n	Dort D2 Desister	D2	006
	Port P3 Register	P3	00h
00E6h		550	
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	00h
00E9h	Port P5 Register	P5	00h
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h	Pin Select Register 1	PINSR1	00h
00F6h	Pin Select Register 2	PINSR2	00h
00F7h	Pin Select Register 3	PINSR3	00h
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	00h
00FEh	Port P1 Drive Capacity Control Register <sup>(2)</sup>	P1DRR	00h
00FFh			
UUFFN			

#### SFR Information (4)<sup>(1)</sup> Table 4.4

X: Undefined

X: Underined
NOTES:
1. The blank regions are reserved. Do not access locations in these regions.
2. In J, K version these regions are reserved. Do not access locations in these regions.

Symbol	Parameter	Condition		Standard		Unit
Symbol	Falameter	Condition	Min.	Тур.	Max.	
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	$\label{eq:VCC} \begin{array}{l} \mbox{Vcc} = 4.75 \mbox{ to } 5.25 \mbox{ V} \\ \mbox{0}^{\circ}\mbox{C} \leq \mbox{Topr} \leq 60^{\circ}\mbox{C}^{(2)} \end{array}$	39.2	40	40.8	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 3.0 \ to \ 5.5 \ V \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)} \end{array}$	38.8	40	41.2	MHz
		$V_{CC} = 3.0 \text{ to } 5.5 \text{ V}$ -40°C $\leq$ Topr $\leq$ 85°C <sup>(2)</sup>	38.4	40	41.6	MHz
		Vcc = 2.7  to  5.5  V -20°C $\leq$ Topr $\leq$ 85°C <sup>(2)</sup>	38	40	42	MHz
		Vcc = 2.7  to  5.5  V -40°C ≤ Topr ≤ 85°C <sup>(2)</sup>	37.6	40	42.4	MHz
		$V_{CC} = 2.2 \text{ to } 5.5 \text{ V}$ -20°C $\leq$ Topr $\leq$ 85°C <sup>(3)</sup>	35.2	40	44.8	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 2.2 \ to \ 5.5 \ V \\ -40^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(3)} \end{array}$	34	40	46	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 5.0 \ V \pm 10\% \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)} \end{array}$	38.8	40	40.8	MHz
		$Vcc = 5.0 V \pm 10\%$ -40°C ≤ Topr ≤ 85°C <sup>(2)</sup>	38.4	40	40.8	MHz
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	-	36.864	-	MHz
	correction value in FRA7 register is written to FRA1 register <sup>(4)</sup>	$V_{CC} = 3.0 \text{ to } 5.5 \text{ V}$ -20°C $\leq$ Topr $\leq$ 85°C	-3%	-	3%	%
-	Value in FRA1 register after reset		08h <sup>(3)</sup>	-	F7h <sup>(3)</sup>	-
-	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	-	MHz
- ( - (	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μΑ

Table 5.10	High-speed On-Chip Oscillator Circuit Electrical Characteristics
------------	--

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. These standard values show when the FRA1 register value after reset is assumed.

3. These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.

4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

### Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Onit
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	15	-	μA

NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

#### Table 5.12 Power Supply Circuit Timing Characteristics

Svmbol	Parameter	arameter Condition		Standard			
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit	
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	-	2000	μs	
td(R-S)	STOP exit time <sup>(3)</sup>		-	_	150	μS	

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and  $T_{opr}$  = 25°C.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.





	Table 5.14	Timing Requirements of I <sup>2</sup> C bus Interface <sup>(1)</sup>	
--	------------	--	--

Symbol	Parameter	Condition	Sta	Unit		
Symbol		Condition	Min.	Тур.	Max.	
tSCL	SCL input cycle time		12tcyc + 600 <sup>(2)</sup>	-	-	ns
<b>t</b> SCLH	SCL input "H" width		3tcyc + 300 <sup>(2)</sup>	-	-	ns
tSCLL	SCL input "L" width		5tcyc + 500 <sup>(2)</sup>	-	-	ns
tsf	SCL, SDA input fall time		-	-	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	-	1tcyc <sup>(2)</sup>	ns
tbuf	SDA input bus-free time		5tcyc <sup>(2)</sup>	-	-	ns
<b>t</b> STAH	Start condition input hold time		3tcyc <sup>(2)</sup>	-	-	ns
<b>t</b> STAS	Retransmit start condition input setup time		3tCYC <sup>(2)</sup>	-	-	ns
<b>t</b> STOP	Stop condition input setup time		3tCYC <sup>(2)</sup>	_	-	ns
tSDAS	Data input setup time		1tcyc + 20 <sup>(2)</sup>	-	-	ns
<b>t</b> SDAH	Data input hold time		0	_	-	ns

1. Vcc = 2.2 to 5.5 V, Vss = 0 V and  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)





# Table 5.17Electrical Characteristics (3) [Vcc = 5 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Parameter Condition	Standard			Unit	
Symbol	Falameter		Condition	Min.	Тур.	Max.	Onit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	60	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4.0	_	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.2	-	μA
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.8	3.0	μΑ
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.2	_	μΑ

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	n. Typ. Max	Max.	Onit
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	Іон = -1 mA		Vcc - 0.5	_	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Іон = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	_	Vcc	V
VoL Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA		-	_	0.5	V	
		P1_0 to P1_7	Drive capacity HIGH	IOL = 5 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	-	0.5	V
	XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	_	0.5	V	
			Drive capacity LOW	IOL = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3	V	_	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3	V	-	_	-4.0	μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3	V	66	160	500	kΩ
Rfxin	Feedback resistance	XIN			—	3.0	_	MΩ
Rfxcin	Feedback resistance	XCIN			_	18	_	MΩ
Vram	RAM hold voltage		During stop mode	9	1.8	-	-	V

1. Vcc = 2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

### Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

### Table 5.24 XIN Input, XCIN Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XIN)	XIN input cycle time	100	-	ns	
twh(xin)	XIN input "H" width	40	-	ns	
twl(XIN)	XIN input "L" width	40	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μs	
tWH(XCIN)	XCIN input "H" width	7	-	μs	
tWL(XCIN)	XCIN input "L" width	7	-	μs	



# Figure 5.12 XIN Input and XCIN Input Timing Diagram when Vcc = 3 V

### Table 5.25 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	-	ns	
twh(traio)	TRAIO input "H" width	120	-	ns	
twl(traio)	TRAIO input "L" width	120	-	ns	



### Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Symbol	Parameter		Conditions	Standard			Unit
Symbol		Farameter	Conditions	Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVCC	-	-	10	Bits
_	Absolute	10-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 3.3 V	-	_	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	_	40	kΩ
tconv	Conversion time	10-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	_	-	μS
		8-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	_	-	μS
Vref	Reference voltag	e		2.7	_	AVcc	V
Via	Analog input volta	age <sup>(2)</sup>		0	-	AVcc	V
-	A/D operating	Without sample and hold		0.25	_	10	MHz
	clock frequency	With sample and hold		1	_	10	MHz

Table 5.36 A/D Converter Characteristics

1. AVcc = 2.7 to 5.5 V at  $T_{opr}$  = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Figure 5.20 Ports P0, P1, and P3 to P5 Timing Measurement Circuit





Figure 5.24 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except XOUT	Iон = -5 mA		Vcc - 2.0	-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	-	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	-	Vcc	V
Vol	Output "L" voltage	Except XOUT	IOL = 5 mA	•	-	-	2.0	V
			IoL = 200 μA		-	-	0.45	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	-	2.0	V
			Drive capacity LOW	IoL = 500 μA	-	-	2.0	V
Vt+-Vt-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current	•	VI = 5 V, Vcc = 5V		_	-	5.0	μA
lı∟	Input "L" current		VI = 0 V, $Vcc = 5V$		-	-	-5.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5V		30	50	167	kΩ
Rfxin	Feedback resistance	XIN			-	1.0	-	MΩ
Vram	RAM hold voltage	•	During stop mode		2.0	-	-	V

# Table 5.47 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at  $T_{opr} = -40$  to  $85^{\circ}C$  (J version) / -40 to  $125^{\circ}C$  (K version), f(XIN) = 20 MHz, unless otherwise specified.

# Table 5.48Electrical Characteristics (2) [Vcc = 5 V]<br/>(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

				01		
Parameter		Condition	Min.		Max.	Unit
Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	10	17	mA
output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	l	mA
	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5	-	mA	
		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	mA
		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8		2.5	l	mA
	High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz No division	-	10	15	mA
	mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	mA
		XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5.5	10	mA
		XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	_	mA
	Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1		130	300	μA
	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1		25	75	μA
S	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	23	60	μA	
	Stop mode	XIN clock off, Topr = $25^{\circ}$ C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.8	3.0	μA
		XIN clock off, Topr = $85^{\circ}$ C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.2	_	μA
		XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	_	4.0	_	μA
	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open,	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss       High-speed         Image: High-speed on-chip oscillator mode       High-speed         Image: High-speed on-chip oscillator mode       Low-speed         Image: High-speed on-chip oscillator       Note         Image: High-speed on-chip oscillator       Note	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss         XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator off High-speed on-chip oscillator off Low-speed on-chip oscillator off Low-speed on-chip oscillator on e125 kHz Ni clock off High-speed on-chip oscillator on e125 kHz Ni clock off High-speed on-chip oscillator on e125 kHz Ni clock off High-speed on-chip oscillator off = 25 kHz Ni clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Pen	Parameter         Condition         Min.           Power supply current (VCc = 3.3 to 5.5 V) Single-chip mode, other pins are Vss         High-speed lock mode         XIN = 20 MHz (square wave) High-speed on-chip oscillator of Low-speed on-chip oscillator of Log Low Low-speed on-chip oscillator of Low speed On-chip oscillator of Log Low Low-speed on-chip oscillator of Low-speed on-chip oscillator o	Parameter         Condition         Min.         Typ.           Power supply current (VCc a 3, 31 6 5 V) Single-thip mode, output prins are vss         KIN = 20 MHz (square wave) High-speed on-chip occiliator of Low-speed on-chip occiliator of 125 kHz Divide-by-8         -         2.5           XIN tock off High-speed on-chip occiliator on 1020 = 20 MHz (J version occiliator nocle         -         4         -         2.5           XIN tock off High-speed on-chip osciliator on 1020 = 10 MHz Divide-by-8         -         2.5         -         2.5           XIN tock off High-speed on-chip osciliator on 125 kHz Divide-by-8         -         2.5         -         2.5           XIN tock off High-speed on-chip osciliator on 125 kHz Divide-by-8         -         2.5 <t< td=""><td>Power supply current (Vcc = 3.3 to 5.5 V) Single-chip model, output pins are open, other pins are Vss         XIN = 20 MHz (square wave) High-speed on-the scalinot off Low-speed on-the scalinot off Low-speed on-the Low-speed on-the scalinot off Low-speed on-the scalinot off</td></t<>	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip model, output pins are open, other pins are Vss         XIN = 20 MHz (square wave) High-speed on-the scalinot off Low-speed on-the scalinot off Low-speed on-the Low-speed on-the scalinot off Low-speed on-the scalinot off

Symbol	Parameter		Standard		
	Faianetei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	200	-	ns	
tw(CKH)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1





### Table 5.52 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	INTi input "H" width	250 <sup>(1)</sup>	-	ns	
tw(INL)	INTi input "L" width	250(2)	-	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





### Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

#### Table 5.55 XIN Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XIN)	XIN input cycle time	100	-	ns	
twh(xin)	XIN input "H" width	40	-	ns	
twl(XIN)	XIN input "L" width	40	-	ns	



Figure 5.31 XIN Input Timing Diagram when Vcc = 3 V

#### Table 5.56 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	-	ns
twl(traio)	TRAIO input "L" width	120	-	ns



Figure 5.32 TRAIO Input Timing Diagram when Vcc = 3 V

# **REVISION HISTORY**

# R8C/26 Group, R8C/27 Group Datasheet

Rev.	Date	Description		
		Page	Summary	
1.30	May 25, 2007	16	Figure 3.2 part number revised	
		30	Table 5.10 revised	
		53	Table 5.39 NOTE4 added	
		55	Table 5.42 revised	
1.40a	Jun 14, 2007	5, 7	Table 1.3 and Table 1.4 revised	
2.00	Mar 01, 2008	1, 49	1.1, 5.2 "J and K versions are" deleted	
		5, 7	Table 1.3, Table 1.4 revised	
		11	Table 1.6 NOTE3 added	
		15, 16	Figure 3.1, Figure 3.2; "Expanded area" deleted	
		17	Table 4.1 "002Ch" added	
		18	Table 4.2 "0036h"; J, K version "0100X000b" → "0100X001b"	
		24, 49	Table 5.2, Table 5.35; NOTE2 revised	
		30	Table 5.10 revised, NOTE4 added	
2.10	Sep 26, 2008	_	"RENESAS TECHNICAL UP DATE" reflected: TN-16C-A172A/E	
		26, 51	Table 5.4, Table 5.37 NOTE2, NOTE4 revised	
		27, 52	Table 5.5, Table 5.38 NOTE2, NOTE5 revised	
		53	Table 5.39 Parameter: Voltage monitor 1 reset generation time added NOTE5 added	
			Table 5.40 revised	
		54	Table 5.41 revised Figure 5.22 revised	

All trademarks and registered trademarks are the property of their respective owners.

# RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
  Pines
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
  But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
  All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
  All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the data the discovered in this document, but Renesas as a such as the development of the purpose of any there military use. When exporting the products or the technology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
  Renesas has used reasonable care in compling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a set experiment on the data discover the purpose of any damages incurred as a disclosed by Renesas state and applications, and proceedures required by the data disclosed through or representations. Were applicable sport on the steed on the data disclosed through the data disclosed through Renesas as subtaints of motion in the document.
  Renesas hall have the data disclosed through Renesas as subtaints of motion and the data disclosed to the reseas of the transmation in the document.
  Weren using or otherwise relying



#### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com