

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21272sdfp-x6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# 1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/26 Group and Table 1.2 outlines the Functions and Specifications for R8C/27 Group.

Table 1.1 Functions and Specifications for R8C/26 Group

ODLI	Item	Specification			
CPU	Number of	89 instructions			
	fundamental				
	instructions Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version)			
	execution time	62.5  ns (f(XIN) = 20  MHz, VCC = 3.0  to  5.5  V) (MINER THAIL K VERSION)			
	execution time	100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)			
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)			
	Operating mode	Single-chip			
	Address space	1 Mbyte			
5	Memory capacity	Refer to Table 1.3 Product Information for R8C/26 Group			
Peripheral	Ports	I/O ports: 25 pins, Input port: 3 pins			
Functions	LED drive ports	I/O ports: 8 pins (N, D version)			
	Timers	Timer RA: 8 bits x 1 channel			
		Timer RB: 8 bits x 1 channel			
		(Each timer equipped with 8-bit prescaler)			
		Timer RC: 16 bits x 1 channel			
		(Input capture and output compare circuits)			
		Timer RE: With real-time clock and compare match function			
		(For J, K version, compare match function only.)			
	Serial interfaces	2 channels (UART0, UART1)			
		Clock synchronous serial I/O, UART			
	Clock synchronous	1 channel			
	serial interface	I <sup>2</sup> C bus Interface <sup>(1)</sup>			
		Clock synchronous serial I/O with chip select			
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)			
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels			
	Watchdog timer	15 bits x 1 channel (with prescaler)			
		Start-on-reset selectable			
	Interrupts	Internal: 15 sources, External: 4 sources,			
		Software: 4 sources, Priority levels: 7 levels			
	Clock generation	3 circuits			
	circuits	XIN clock generation circuit (with on-chip feedback resistor)			
		On-chip oscillator (high speed, low speed)			
		High-speed on-chip oscillator has a frequency adjustment function			
		XCIN clock generation circuit (32 kHz) (N, D version)			
		Real-time clock (timer RE) (N, D version)			
	Oscillation-stopped	XIN clock oscillation stop detection function			
	detector	7.114 Glock Goomation Gtop actodion function			
	Voltage detection	On-chip			
	circuit	Off only			
	Power-on reset circuit	On-chip			
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)			
Characteristics	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)			
Characteristics		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)			
		VCC = 2.2 to 5.5 V (f(XIN) = 10 MHz) (N, D version)			
	Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)			
	(N, D version)	Typ. 6 mA (VCC = $3.0 \text{ V}$ , f(XIN) = $20 \text{ MHz}$ )			
	(IV, D Version)	Typ. 2.0 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)			
		Typ. 0.7 $\mu$ A (VCC = 3.0 V, wait mode (I(XCIN) = 32 KHz)			
Flash Memory	Programming and	VCC = 2.7 to 5.5 V			
i idəli ivi <del>c</del> ililliy	erasure voltage	V 00 - 2.7 (0 0.0 V			
	Programming and	100 times			
		100 tillies			
On a ratio = A!-	erasure endurance	20 to 95°C (N version)			
Operating Ambie	int remperature	-20 to 85°C (N version)			
		-40 to 85°C (D, J version) <sup>(2)</sup> , -40 to 125°C (K version) <sup>(2)</sup>			
Package		32-pin molded-plastic LQFP			

- 1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
- 2. Specify the D, K version if D, K version functions are to be used.






Figure 1.3 Part Number, Memory Size, and Package of R8C/27 Group

Table 1.6 Pin Name Information by Pin Number

				I/O Pin I	Functions for o	of Peripheral Mo	dules	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I <sup>2</sup> C bus Interface	A/D Converter
1		P3_5		(TRCIOD) <sup>(1)</sup>		SSCK	SCL	
2		P3_7		TRAO	RXD1/ (TXD1) <sup>(1, 3)</sup>	SSO		
3	RESET							
4	XOUT/XCOUT <sup>(2)</sup>	P4_7						
5	VSS/AVSS							
6	XIN/XCIN(2)	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0		(RXD1) <sup>(1, 3)</sup>			
10		P1_7	INT1	TRAIO				
11		P3_6	(INT1) <sup>(1)</sup>		(TXD1)/ (RXD1) <sup>(1, 3)</sup>			
12		P3_1		TRBO				
13		P5_4		TRCIOD				
14		P5_3		TRCIOC				
15		P1_6			CLK0	(SSI) <sup>(1)</sup>		
16		P1_5	( <del>INT1</del> )(1)	(TRAIO) <sup>(1)</sup>	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO)				AN11
19		P1_2	KI2	TRCIOB				AN10
20	VRFF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG				AN9
22		P1_0	KI0					AN8
23		P3_3	ĪNT3	TRCCLK		SSI		
24		P3_4		(TRCIOC) <sup>(1)</sup>		SCS	SDA	
25		P0_7						AN0
26		P0_6						AN1
27		P0_5			CLK1			AN2
28		P0_4		TREO				AN3
29		P0_3						AN4
30		P0_2						AN5
31		P0_1						AN6
32		P0_0			(TXD1) <sup>(1, 3)</sup>			AN7

- 1. This can be assigned to the pin in parentheses by a program.
- 2. XCIN, XCOUT can be used only for N or D version.
- 3. For the combination of using pins TXD1 and RXD1, refer to **Figure 15.7 Registers PINSR1 and PMR** of Hardware Manual (REJ09B0278).

#### 2. **Central Processing Unit (CPU)**

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 **CPU Registers** 

SFR Information (3)<sup>(1)</sup> Table 4.3

Address	Register	Symbol	After reset
0080h	1109,500		7
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0087H			
0089h			
0089h			
008Bh			
008Ch			
008Ch			
008Eh			
008Fh			
0090h			
0090H			
0091h			
0092h 0093h			
0093h 0094h			
0094h 0095h			
0095h			
0097h 0098h			
0098h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh		LIONED	
00A0h	UARTO Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h	LIANTO T	11000	XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh			XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh			XXh
00B0h			1
00B1h			
00B2h			1
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h	SS Control Register H / IIC bus Control Register 1 <sup>(2)</sup>	SSCRH / ICCR1	00h
00B9h	SS Control Register L / IIC bus Control Register 2 <sup>(2)</sup>	SSCRL / ICCR2	01111101b
00BAh	SS Mode Register / IIC bus Mode Register <sup>(2)</sup>	SSMR / ICMR	00011000b
00BBh	SS Enable Register / IIC bus Interrupt Enable Register <sup>(2)</sup>	SSER / ICIER	00h
00BCh	SS Status Register / IIC bus Status Register <sup>(2)</sup>	SSSR / ICSR	00h / 0000X000b
00BDh	SS Mode Register 2 / Slave Address Register <sup>(2)</sup>	SSMR2 / SAR	00h
00BEh		SSTDR / ICDRT	FFh
	SS Transmit Data Register / IIC bus Transmit Data Register(2)		
00BFh X: Undefined	SS Receive Data Register / IIC bus Receive Data Register <sup>(2)</sup>	SSRDR / ICDRR	FFh

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

Table 4.7 SFR Information (7)<sup>(1)</sup>

Address	Register	Symbol	After reset
0180h	, and the second	,	
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			<u> </u>
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			+
0192h			+
0192h			+
0193h			+
0194n			+
0195h			<del> </del>
0196H			
0197h 0198h			1
0199h 019Ah			
019Bh			
019Ch			
019Dh			<del> </del>
019Eh			4
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B4h			
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h			
01B9h			1
01BAh			†
01BBh			<del> </del>
01BCh			<del> </del>
01BDh			+
01BEh			
01BFh			<del> </del>
0.5111	<u>L</u>	l .	1

FFFFh Option Function Select Register OFS (Note 2)

X: Undefined

- 1. The blank regions are reserved. Do not access locations in these regions.
- 2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

#### **Electrical Characteristics** 5.

#### N, D Version 5.1

Table 5.1 **Absolute Maximum Ratings** 

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 **Recommended Operating Conditions** 

0	Doromotor		0 177		Standard		Lloit
Symbol	F	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.2	_	5.5	V
Vss/AVss	Supply voltage			_	0	_	V
VIH	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	_	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	_	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	-	-80	mA
IOH(peak)	Peak output "H"	Except P1_0 to P1_7		_	_	-10	mA
	current	P1_0 to P1_7		-	=	-40	mA
IOH(avg)	Average output	Except P1_0 to P1_7		-	=	-5	mA
	"H" current	P1_0 to P1_7		-	-	-20	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	_	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	_	80	mA
IOL(peak)	Peak output "L"	Except P1_0 to P1_7		_	_	10	mA
	currents	P1_0 to P1_7		_	_	40	mA
IOL(avg)	Average output	Except P1_0 to P1_7		-	-	5	mA
	"L" current	P1_0 to P1_7		_	_	20	mA
f(XIN)	XIN clock input oscillation frequency		3.0 V ≤ Vcc ≤ 5.5 V	0	-	20	MHz
			2.7 V ≤ Vcc < 3.0 V	0	=	10	MHz
			2.2 V ≤ Vcc < 2.7 V	0	-	5	MHz
f(XCIN)	XCIN clock input of	scillation frequency	2.2 V ≤ Vcc ≤ 5.5 V	0	-	70	kHz
_	System clock	OCD2 = 0	3.0 V ≤ Vcc ≤ 5.5 V	0	-	20	MHz
		XIN clock selected	2.7 V ≤ Vcc < 3.0 V	0	_	10	MHz
			2.2 V ≤ Vcc < 2.7 V	0	_	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	=	125	-	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 3.0 V ≤ Vcc ≤ 5.5 V	=	-	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.7 V ≤ Vcc ≤ 5.5 V	_	-	10	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.2 V ≤ Vcc ≤ 5.5 V	_	-	5	MHz

<sup>2.</sup> The average output current indicates the average value of current measured during 100 ms.



<sup>1.</sup> Vcc = 2.2 to 5.5 V at  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics<sup>(4)</sup>

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
=	Program/erase endurance <sup>(2)</sup>		10,000(3)	-	_	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		-	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97 + CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	=	_	μS
_	Interval from program start/restart until following suspend request		0	-	_	ns
=	Time from suspend until program/erase restart		-	-	3 + CPU clock × 4 cycles	μS
=	Program, erase voltage		2.7	-	5.5	V
=	Read voltage		2.2	-	5.5	V
-	Program, erase temperature		-20 <sup>(8)</sup>	_	85	°C
_	Data hold time <sup>(9)</sup>	Ambient temperature = 55°C	20	_	_	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. -40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.6 **Voltage Detection 0 Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Unit		
Syllibol	Falametei	Condition	Min.	Min. Typ. Max.	Offic	
Vdet0	Voltage detection level		2.2	2.3	2.4	V
=	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		-	=	300	μS
Vccmin	MCU operating voltage minimum value		2.2	=	-	V

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 **Voltage Detection 1 Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min.     Typ.     Max.       2.70     2.85     3.00     \\       -     40     -     μ       26 = 1, Vcc = 5.0 V     -     0.6     -     μ	Offic		
Vdet1	Voltage detection level <sup>(4)</sup>		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time <sup>(2)</sup>		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		=	=	100	μS

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 **Voltage Detection 2 Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min. Typ. Max.  3.3 3.6 3.9  - 40 - 1  cc = 5.0 V - 0.6 - 1	Offic		
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time <sup>(2)</sup>		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	=	100	μ\$

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- $2. \ \ \text{Time until the voltage monitor 2 interrupt request is generated after the voltage passes $V_{\text{det2}}$.}$
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.






Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)




Figure 5.6 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 5.15 Electrical Characteristics (1) [Vcc = 5 V]

Cumbal	Parameter		Condition	-n	S	tandard		Unit
Symbol	Pai	rameter	Condition	וונ	Min.	Тур.	Max.	Onit
Vон	Output "H" voltage	Except P1_0 to P1_7,	Iон = −5 mA		Vcc - 2.0	_	Vcc	V
		XOUT	Іон = -200 μА		Vcc - 0.5	_	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = -20 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity LOW	Iон = -5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity LOW	Ιοн = -500 μΑ	Vcc - 2.0	_	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7,	IoL = 5 mA		_	_	2.0	V
VOL CONTROL OF CONTROL		XOUT	IoL = 200 μA		-	-	0.45	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 20 mA	-	-	2.0	V
			Drive capacity LOW	IoL = 5 mA	-	-	2.0	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	-	2.0	V
			Drive capacity LOW	IOL = 500 μA	-	-	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
lін	Input "H" current	<u> </u>	VI = 5 V, Vcc = 5 V		_	_	5.0	μА
lıL	Input "L" current		VI = 0 V, Vcc = 5 V		_	_	-5.0	μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			_	1.0	-	ΜΩ
RfXCIN	Feedback resistance	XCIN			-	18	-	МΩ
VRAM	RAM hold voltage	•	During stop mode		1.8	-	-	V

<sup>1.</sup> Vcc = 4.2 to 5.5 V at Topr = -20 to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.23 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,			/ / /		Max.	Jill
		High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		6	_	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	2	=	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	5	9	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА
	Low-speed clock mode  XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1  XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz	Ι	130	300	μА	
		High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM	1	30		μА	
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μА
	High- Low- While Perip VCA2	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	55	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	3.8	-	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.0	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.1	_	μА

Table 5.29 Electrical Characteristics (6) [Vcc = 2.2 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition			Standar	d	Unit	
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open,	Farameter Condition		Min. Typ.		Max.	Offic	
		High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.5	=	mA	
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA	
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	3.5	_	mA	
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA	
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	100	230	μА	
	Low-speed clock mode  XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz	_	100	230	μА		
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	25	-	μА	
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	22	60	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	20	55	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.0	-	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	1.8	-	μА	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.7	3.0	μА	
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μА	

Table 5.36 A/D Converter Cha	aracteristics
------------------------------	---------------

Cymphol	Parameter		Conditions	Standard			Unit
Symbol			Conditions	Min.	Тур.	Max.	Offic
_	Resolution		Vref = AVCC	-	-	10	Bits
_	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	_	_	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	_	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	_	_	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	_	_	μS
Vref	Reference voltage			2.7	-	AVcc	V
VIA	Analog input voltage <sup>(2)</sup>			0	-	AVcc	V
_	A/D operating	Without sample and hold		0.25	-	10	MHz
	clock frequency	With sample and hold		1	_	10	MHz

- 1. AVcc = 2.7 to 5.5 V at  $T_{opr} = -40$  to  $85^{\circ}C$  (J version) / -40 to  $125^{\circ}C$  (K version), unless otherwise specified.
- 2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 5.20 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

**Table 5.45** Timing Requirements of Clock Synchronous Serial I/O with Chip Select(1)

Cumbal	Parameter		Conditions		Standard			
Symbol			Min.		Тур.	Max.		
tsucyc	SSCK clock cycle time			4	=	=	tcyc(2)	
tHI	SSCK clock "H" width			0.4	-	0.6	tsucyc	
tLO	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising	Master		=	=	1	tcyc(2)	
	time	Slave		=	-	1	μS	
tFALL	SSCK clock falling time	Master		-	-	1	tcyc(2)	
		Slave		=	-	1	μS	
tsu	SSO, SSI data input setup time			100	=	-	ns	
tH	SSO, SSI data input h	old time		1	=	=	tcyc(2)	
tLEAD	SCS setup time	Slave		1tcyc + 50	-	_	ns	
tLAG	SCS hold time	Slave		1tcyc + 50	=	-	ns	
top	SSO, SSI data output delay time			_	_	1	tcyc <sup>(2)</sup>	
tsa	SSI slave access time			-	-	1.5tcyc + 100	ns	
tor	SSI slave out open time			_	_	1.5tcyc + 100	ns	

- 1. Vcc = 2.7 to 5.5 V, Vss = 0 V at  $T_{opr} = -40$  to  $85^{\circ}C$  (J version) / -40 to  $125^{\circ}C$  (K version), unless otherwise specified. 2. 1tCyc = 1/f1(s)




Figure 5.25 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 5.53 Electrical Characteristics (3) [Vcc = 3 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol	Faic	ameter	Condition		Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Except XOUT	Iон = -1 mA		Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	Іон = -50 μΑ	Vcc - 0.5	=	Vcc	V
Vol	Output "L" voltage	Except XOUT	IoL = 1 mA		_	-	0.5	V
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	=	=	0.5	V
			Drive capacity LOW	IOL = 50 μA	=	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLKO,CLK1, SSI, SCL, SDA, SSO			0.1	0.3	-	V
		RESET			0.1	0.4	-	V
Іін	Input "H" current		VI = 3 V, Vcc = 3	V	_	-	4.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 3V		_	-	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3V		66	160	500	kΩ
RfXIN	Feedback resistance	XIN			-	3.0	-	ΜΩ
VRAM	RAM hold voltage		During stop mode		2.0	_	-	V

<sup>1.</sup> Vcc = 2.7 to 3.3 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.

# **REVISION HISTORY**

# R8C/26 Group, R8C/27 Group Datasheet

Rev.	Date		Description
Rev.	Date	Page	Summary
1.30	May 25, 2007	16	Figure 3.2 part number revised
		30	Table 5.10 revised
		53	Table 5.39 NOTE4 added
		55	Table 5.42 revised
1.40a	Jun 14, 2007	5, 7	Table 1.3 and Table 1.4 revised
2.00	Mar 01, 2008	1, 49	1.1, 5.2 "J and K versions are" deleted
		5, 7	Table 1.3, Table 1.4 revised
		11	Table 1.6 NOTE3 added
		15, 16	Figure 3.1, Figure 3.2; "Expanded area" deleted
		17	Table 4.1 "002Ch" added
		18	Table 4.2 "0036h"; J, K version "0100X000b" → "0100X001b"
		24, 49	Table 5.2, Table 5.35; NOTE2 revised
		30	Table 5.10 revised, NOTE4 added
2.10	Sep 26, 2008	_	"RENESAS TECHNICAL UP DATE" reflected: TN-16C-A172A/E
		26, 51	Table 5.4, Table 5.37 NOTE2, NOTE4 revised
		27, 52	Table 5.5, Table 5.38 NOTE2, NOTE5 revised
		53	Table 5.39 Parameter: Voltage monitor 1 reset generation time added NOTE5 added
			Table 5.40 revised
		54	Table 5.41 revised Figure 5.22 revised

All trademarks and registered trademarks are the property of their respective owners.