

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21274jfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.	Overview

ROM	Capacity	DAM			
Program ROM	Data flash	Capacity	Package Type	Re	marks
8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version	
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version	
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	J version	
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	K version	
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version	Factory
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		programming
24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		product ⁽¹⁾
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version	
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	J version	
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	K version	
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
	Program ROM 8 Kbytes 16 Kbytes 32 Kbytes	ROMData flash8 Kbytes1 Kbyte × 216 Kbytes1 Kbyte × 224 Kbytes1 Kbyte × 232 Kbytes1 Kbyte × 28 Kbytes1 Kbyte × 216 Kbytes1 Kbyte × 224 Kbytes1 Kbyte × 224 Kbytes1 Kbyte × 232 Kbytes1 Kbyte × 2	Program ROMData flashRAM Capacity8 Kbytes1 Kbyte × 2512 bytes16 Kbytes1 Kbyte × 21 Kbyte24 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 2512 bytes16 Kbytes1 Kbyte × 2512 bytes16 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbytes16 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbyt	Program ROMData flashRAM CapacityPackage Type8 Kbytes1 Kbyte × 2512 bytesPLQP0032GB-A16 Kbytes1 Kbyte × 21 KbytePLQP0032GB-A24 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A16 Kbytes1 Kbyte × 2512 bytesPLQP0032GB-A24 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A24 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A32 Kbytes1 Kbyt	Program ROMData flashRAM CapacityPackage TypeRe8 Kbytes1 Kbyte × 2512 bytesPLQP0032GB-AN version16 Kbytes1 Kbyte × 21 KbytePLQP0032GB-AN version24 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 2512 bytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AJ version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AJ version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AJ version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AK version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AK version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AN version16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 2 <td< td=""></td<>

 Table 1.4
 Product Information for R8C/27 Group

Current of Sep. 2008

NOTE:

1. The user ROM is programmed before shipment.




Figure 1.3 Part Number, Memory Size, and Package of R8C/27 Group



1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).




Figure 1.4 Pin Assignments (Top View)

3.2 R8C/27 Group

Figure 3.2 is a Memory Map of R8C/27 Group. The R8C/27 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/27 Group

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Eh	Watchdog Timer Control Register	WDC	00X1111b
0010h	Address Match Interrupt Register 0	RMADO	00h
0011h			00h
0012h	-		00h
0012h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0014h	Address Match Interrupt Register 1	KINADI	00h
0016h	_		00h
0010h			0011
0017h			
0018h			
0019h			
001An			
001Bh	Count Source Directorian Mode Register	CSPR	00h
00101	Count Source Protection Mode Register	COFR	
			1000000b ⁽²⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4 ⁽³⁾	FRA4	When shipping
002Ah			
002Bh	High-Speed On-Chip Oscillator Control Register 6 ⁽³⁾	FRA6	When shipping
002Ch	High-Speed On-Chip Oscillator Control Register 7 ⁽³⁾	FRA7	When shipping
002Dh			
002Dh 002Eh			

Table 4.1 SFR Information (1)⁽¹⁾

X: Undefined NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. The CSPROINI bit in the OFS register is set to 0.

3. In J, K version these regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C0h		70	XXh
00C2h			
00C2h			
00C3h			
00C4n			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h			
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	00h
00E0h	Port P1 Register	P1	00h
00E1h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E3h		FDI	0011
00E4n	Dort D2 Desister	D2	006
	Port P3 Register	P3	00h
00E6h		550	
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	00h
00E9h	Port P5 Register	P5	00h
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h	Pin Select Register 1	PINSR1	00h
00F6h	Pin Select Register 2	PINSR2	00h
00F7h	Pin Select Register 3	PINSR3	00h
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	00h
00FEh	Port P1 Drive Capacity Control Register ⁽²⁾	P1DRR	00h
00FFh			
UUFFN Velladefiaed			

SFR Information (4)⁽¹⁾ Table 4.4

X: Undefined

X: Underined
NOTES:
1. The blank regions are reserved. Do not access locations in these regions.
2. In J, K version these regions are reserved. Do not access locations in these regions.

Cumbal	Parameter	Conditions		Unit			
Symbol	Farameter	Conditions	Min. Typ.		Max.	Unit	
-	Program/erase endurance ⁽²⁾	R8C/26 Group	100 ⁽³⁾	-	-	times	
		R8C/27 Group	1,000 ⁽³⁾	-	-	times	
-	Byte program time		-	50	400	μs	
-	Block erase time		-	0.4	9	S	
td(SR-SUS)	Time delay from suspend request until		-	-	97 + CPU clock	μs	
	suspend				× 6 cycles		
-	Interval from erase start/restart until		650	-	-	μs	
	following suspend request						
-	Interval from program start/restart until following suspend request		0	-	-	ns	
-	Time from suspend until program/erase restart		_	-	3 + CPU clock × 4 cycles	μS	
-	Program, erase voltage		2.7	_	5.5	V	
-	Read voltage		2.2	-	5.5	V	
_	Program, erase temperature		0	-	60	°C	
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	_	year	

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics
-----------	---

NOTES: 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60° C, unless otherwise specified.

2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min. Typ		yp. Max.	
-	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	-	-	times
-	Byte program time (program/erase endurance \leq 1,000 times)		-	50	400	μS
-	Byte program time – (program/erase endurance > 1,000 times)		65	_	μS	
-	Block erase time (program/erase endurance \leq 1,000 times)		-	0.2	9	S
-	Block erase time (program/erase endurance > 1,000 times)		-	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97 + CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	_	ns
-	Time from suspend until program/erase restart		-	_	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.2	-	5.5	V
_	Program, erase temperature		-20 ⁽⁸⁾		85	°C
-	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	-	year

Table 5.5	Flash Memory (Data flash Block A, Block B) Electrical Characteristics ⁽⁴⁾	I)
-----------	--	----

NOTES

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. -40°C for D version.

9. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Condition		Unit			
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit	
Vpor1	Power-on reset valid voltage ⁽⁴⁾		0.1			V	
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V	
trth	External power Vcc rise gradient ⁽²⁾		20	-	-	mV/msec	


Table 5.9	Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteris	stics ⁽³⁾

NOTES:

1. The measurement condition is T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. This condition (external power Vcc rise gradient) does not apply if Vcc \ge 1.0 V.


- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. $t_{w(por1)}$ indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain $t_{w(por1)}$ for 30 s or more if $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$, maintain $t_{w(por1)}$ for 3,000 s or more if $-40^{\circ}C \le T_{opr} < -20^{\circ}C$.




1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.

- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- 3. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.3 Reset Circuit Electrical Characteristics





Symbol	Parameter		Conditio	Condition		Standard			
Symbol	Pa	ameter	Condition		Min.	Тур.	Max.	Unit	
Vон	Output "H" voltage	Dutput "H" voltage Except P1_0 to P1_7,	Iон = -5 mA		Vcc - 2.0	I	Vcc	V	
		XOUT	Іон = -200 μА		Vcc - 0.5	I	Vcc	V	
		P1_0 to P1_7	Drive capacity HIGH	Іон = -20 mA	Vcc - 2.0	I	Vcc	V	
			Drive capacity LOW	Іон = -5 mA	Vcc - 2.0	I	Vcc	V	
		XOUT	Drive capacity HIGH	Іон = -1 mA	Vcc - 2.0	I	Vcc	V	
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	I	Vcc	V	
Vol	Output "L" voltage	Except P1_0 to P1_7,	IOL = 5 mA		-	I	2.0	V	
			XOUT	Ιοι = 200 μΑ		-	I	0.45	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 20 mA	-	I	2.0	V	
			Drive capacity LOW	IoL = 5 mA	-	I	2.0	V	
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	I	2.0	V	
			Drive capacity LOW	IoL = 500 μA	-	I	2.0	V	
Vt+-Vt-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	_	V	
		RESET			0.1	1.0	-	V	
Ін	Input "H" current		VI = 5 V, Vcc = 5 V		-	_	5.0	μA	
lı∟	Input "L" current		VI = 0 V, Vcc = 5 V		-	-	-5.0	μA	
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ	
RfXIN	Feedback resistance	XIN			-	1.0	-	MΩ	
Rfxcin	Feedback resistance	XCIN			-	18	-	MΩ	
Vram	RAM hold voltage		During stop mode		1.8	_	-	V	

Table 5.15	Electrical C	haracteristics	(1)	[Vcc = 5 V]
------------	--------------	----------------	-----	-------------

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.16Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol	Falameter		Condition	Min.	Тур.	Max.	Unit
(V Si ou	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	10	17	mA
	other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	_	mA
	High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	10	15	mA	
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	130	300	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	30	-	μA

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.18 XIN Input, XCIN Input

Symbol	Parameter		Standard		
	Falanletei	Min.	Max.	Unit	
tc(XIN)	XIN input cycle time		-	ns	
twh(xin)	XIN input "H" width		-	ns	
twl(XIN)	XIN input "L" width		-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V

Table 5.19 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	40	-	ns	
twl(traio)	TRAIO input "L" width	40	-	ns	




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

5.2 J, K Version

Table 5.34	Absolute	Maximum	Ratings
------------	----------	---------	---------

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-40 °C \leq Topr \leq 85 °C	300	mW
		85 °C \leq Topr \leq 125 °C	125	mW
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.35 Recommended Operating Conditions

Cumple al	Parameter Conditions		Conditions			Unit	
Symbol			Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Viн	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	-	-60	mA
IOH(peak)	Peak output "H" current			-	-	-10	mA
IOH(avg)	Average output "H" current			-	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	60	mA
IOL(peak)	Peak output "L" currents			-	-	10	mA
IOL(avg)	Average output "L" current			-	-	5	mA
f(XIN)	XIN clock input os	cillation frequency	$3.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ (other than K version)	0	-	20	MHz
			$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ (K version)	0	-	16	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
-	System clock	OCD2 = 0 XIN clock selected	3.0 V \leq Vcc \leq 5.5 V (other than K version)	0	-	20	MHz
			$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ (K version)	0	-	16	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected (other than K version)	_	_	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected	-	-	10	MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.






Figure 5.21 Time delay until Suspend

Table 5.39 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
- Symbol Falameter		Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level ^(2, 4)		2.70	2.85	3.0	V
td(Vdet1-A)	Voltage monitor 1 reset generation time ⁽⁵⁾		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS
Vccmin	MCU operating voltage minimum value		2.70	_	_	V

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version).

2. Hold Vdet2 > Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

4. This parameter shows the voltage detection level when the power supply drops.

- The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- 5. Time until the voltage monitor 1 reset is generated after the voltage passes Vdet1 when Vcc falls. When using the digital filter, its sampling time is added to td(Vdet1-A). When using the voltage monitor 1 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet1 when the power supply falls.

Table 5.40 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level ⁽²⁾		3.3	3.6	3.9	V
td(Vdet2-A)	Voltage monitor 2 reset/interrupt request generation time ^(3, 5)		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾			-	100	μS

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).

2. Hold Vdet2 > Vdet1.

3. Time until the voltage monitor 2 reset/interrupt request is generated after the voltage passes Vdet2.

- 4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
- 5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.

Symbol	Deremeter		Conditions		Standard			
	Paramete	er	Conditions	Min.	Тур.	Max.		
tsucyc	SSCK clock cycle tim	e		4	-	_	tCYC ⁽²⁾	
tнı	SSCK clock "H" width	1		0.4	-	0.6	tsucyc	
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising	Master		-	-	1	tCYC ⁽²⁾	
	time	Slave		-	-	1	μS	
TFALL	SSCK clock falling time	Master		-	-	1	tCYC ⁽²⁾	
		Slave		-		1	μS	
ts∪	SSO, SSI data input	setup time		100	-	_	ns	
tн	SSO, SSI data input	hold time		1	-	-	tCYC ⁽²⁾	
t LEAD	SCS setup time	Slave		1tcyc + 50	1		ns	
tlag	SCS hold time	Slave		1tcyc + 50	_	-	ns	
top	SSO, SSI data output	t delay time		-	-	1	tCYC ⁽²⁾	
tSA	SSI slave access time	э		-	_	1.5tcyc + 100	ns	
tor	SSI slave out open time			_	-	1.5tcyc + 100	ns	

Table 5.45 Timing Requirements of Clock Synchronous Serial I/O with Chip Select⁽¹⁾

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified. 2. $1t_{CYC} = 1/f1(s)$






Figure 5.24 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)

Symbol Pa		rameter	Conditio	2	Standard			Unit	
Symbol	Fai	ameter	Condition		Min. Typ. Max		Max.	ax.	
Vон	Output "H" voltage	Except XOUT	Iон = -5 mA		Vcc - 2.0	-	Vcc	V	
			Іон = -200 μА		Vcc - 0.3	I	Vcc	V	
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	-	Vcc	V	
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	I	Vcc	V	
Vol	Output "L" voltage	Except XOUT	IOL = 5 mA	•	_	I	2.0	V	
		IoL = 200 μA		_	I	0.45	V		
		XOUT	Drive capacity HIGH	IoL = 1 mA	_	I	2.0	V	
			Drive capacity LOW	IoL = 500 μA	_	I	2.0	V	
Vt+-Vt-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	-	V	
		RESET			0.1	1.0	-	V	
Ін	Input "H" current		VI = 5 V, Vcc = 5V		=	_	5.0	μA	
lı∟	Input "L" current		VI = 0 V, $Vcc = 5V$		-	-	-5.0	μA	
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5V		30	50	167	kΩ	
Rfxin	Feedback resistance	XIN			-	1.0	-	MΩ	
VRAM	RAM hold voltage		During stop mode		2.0	-	-	V	

Table 5.47 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), f(XIN) = 20 MHz, unless otherwise specified.

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.

