

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21274snfp-v2">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21274snfp-v2</a>

Table 1.4 Product Information for R8C/27 Group

Current of Sep. 2008

Part No.	ROM Capacity		RAM Capacity	Package Type	Remarks	
	Program ROM	Data flash				
R5F21272SNFP	8 Kbytes	1 Kbyte × 2	512 bytes	PLQP0032GB-A	N version	
R5F21274SNFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A		
R5F21275SNFP	24 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21276SNFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21272SDFP	8 Kbytes	1 Kbyte × 2	512 bytes	PLQP0032GB-A	D version	
R5F21274SDFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A		
R5F21275SDFP	24 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21276SDFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21274JFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	J version	
R5F21276JFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21274KFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	K version	
R5F21276KFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21272SNXXXFP	8 Kbytes	1 Kbyte × 2	512 bytes	PLQP0032GB-A	N version	Factory programming product <sup>(1)</sup>
R5F21274SNXXXFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A		
R5F21275SNXXXFP	24 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21276SNXXXFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21272SDXXXFP	8 Kbytes	1 Kbyte × 2	512 bytes	PLQP0032GB-A	D version	
R5F21274SDXXXFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A		
R5F21275SDXXXFP	24 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21276SDXXXFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21274JXXXFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	J version	
R5F21276JXXXFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21274KXXXFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	K version	
R5F21276KXXXFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		

## NOTE:

1. The user ROM is programmed before shipment.

## 1.6 Pin Functions

Table 1.5 lists Pin Functions.

**Table 1.5 Pin Functions**

Type	Symbol	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 2.2 to 5.5 V (J, K version are 2.7 to 5.5 V) to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	$\overline{\text{RESET}}$	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XIN clock output	XOUT	O	
XCIN clock input (N, D version)	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOU pins. To use an external clock, input it to the XCIN pin and leave the XCOU pin open.
XCIN clock output (N, D version)	XCOU	O	
$\overline{\text{INT}}$ interrupt input	$\overline{\text{INT0}}, \overline{\text{INT1}}, \overline{\text{INT3}}$	I	$\overline{\text{INT}}$ interrupt input pins
Key input interrupt	$\overline{\text{KI0}}$ to $\overline{\text{KI3}}$	I	Key input interrupt input pins
Timer RA	TRAO	O	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	O	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRIG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Sharing output-compare output / input-capture input / PWM / PWM2 output pins
Timer RE	TREO	O	Timer RE output pin
Serial interface	CLK0, CLK1	I/O	Clock I/O pin
	RXD0, RXD1	I	Receive data input pin
	TXD0, TXD1	O	Transmit data output pin
I <sup>2</sup> C bus interface	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
Clock synchronous serial I/O with chip select	SSI	I/O	Data I/O pin
	$\overline{\text{SCS}}$	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
I/O port	P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5, P5_3, P5_4	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P1_0 to P1_7 also function as LED drive ports (N, D version).
Input port	P4_2, P4_6, P4_7	I	Input-only ports


I: Input      O: Output      I/O: Input and output

**Table 5.3 A/D Converter Characteristics**

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
–	Resolution		$V_{ref} = AV_{CC}$	–	–	10	Bits
–	Absolute accuracy	10-bit mode	$\phi_{AD} = 10 \text{ MHz}, V_{ref} = AV_{CC} = 5.0 \text{ V}$	–	–	$\pm 3$	LSB
		8-bit mode	$\phi_{AD} = 10 \text{ MHz}, V_{ref} = AV_{CC} = 5.0 \text{ V}$	–	–	$\pm 2$	LSB
		10-bit mode	$\phi_{AD} = 10 \text{ MHz}, V_{ref} = AV_{CC} = 3.3 \text{ V}$	–	–	$\pm 5$	LSB
		8-bit mode	$\phi_{AD} = 10 \text{ MHz}, V_{ref} = AV_{CC} = 3.3 \text{ V}$	–	–	$\pm 2$	LSB
		10-bit mode	$\phi_{AD} = 5 \text{ MHz}, V_{ref} = AV_{CC} = 2.2 \text{ V}$	–	–	$\pm 5$	LSB
		8-bit mode	$\phi_{AD} = 5 \text{ MHz}, V_{ref} = AV_{CC} = 2.2 \text{ V}$	–	–	$\pm 2$	LSB
$R_{ladder}$	Resistor ladder		$V_{ref} = AV_{CC}$	10	–	40	$k\Omega$
$t_{conv}$	Conversion time	10-bit mode	$\phi_{AD} = 10 \text{ MHz}, V_{ref} = AV_{CC} = 5.0 \text{ V}$	3.3	–	–	$\mu\text{s}$
		8-bit mode	$\phi_{AD} = 10 \text{ MHz}, V_{ref} = AV_{CC} = 5.0 \text{ V}$	2.8	–	–	$\mu\text{s}$
$V_{ref}$	Reference voltage			2.2	–	$AV_{CC}$	V
$V_{IA}$	Analog input voltage <sup>(2)</sup>			0	–	$AV_{CC}$	V
–	A/D operating clock frequency	Without sample and hold	$V_{ref} = AV_{CC} = 2.7 \text{ to } 5.5 \text{ V}$	0.25	–	10	MHz
		With sample and hold	$V_{ref} = AV_{CC} = 2.7 \text{ to } 5.5 \text{ V}$	1	–	10	MHz
		Without sample and hold	$V_{ref} = AV_{CC} = 2.2 \text{ to } 5.5 \text{ V}$	0.25	–	5	MHz
		With sample and hold	$V_{ref} = AV_{CC} = 2.2 \text{ to } 5.5 \text{ V}$	1	–	5	MHz

NOTES:

1.  $AV_{CC} = 2.2 \text{ to } 5.5 \text{ V}$  at  $T_{opr} = -20 \text{ to } 85^\circ\text{C}$  (N version) /  $-40 \text{ to } 85^\circ\text{C}$  (D version), unless otherwise specified.
2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




**Figure 5.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit**

**Table 5.9 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics<sup>(3)</sup>**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>por1</sub>	Power-on reset valid voltage <sup>(4)</sup>		–	–	0.1	V
V <sub>por2</sub>	Power-on reset or voltage monitor 0 reset valid voltage		0	–	V <sub>det0</sub>	V
tr <sub>th</sub>	External power V <sub>CC</sub> rise gradient <sup>(2)</sup>		20	–	–	mV/msec

## NOTES:

1. The measurement condition is T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. This condition (external power V<sub>CC</sub> rise gradient) does not apply if V<sub>CC</sub> ≥ 1.0 V.
3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
4. t<sub>w(por1)</sub> indicates the duration the external power V<sub>CC</sub> must be held below the effective voltage (V<sub>por1</sub>) to enable a power on reset. When turning on the power for the first time, maintain t<sub>w(por1)</sub> for 30 s or more if -20°C ≤ T<sub>opr</sub> ≤ 85°C, maintain t<sub>w(por1)</sub> for 3,000 s or more if -40°C ≤ T<sub>opr</sub> < -20°C.

**Figure 5.3 Reset Circuit Electrical Characteristics**

**Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	V <sub>CC</sub> = 4.75 to 5.25 V 0°C ≤ T <sub>opr</sub> ≤ 60°C <sup>(2)</sup>	39.2	40	40.8	MHz
		V <sub>CC</sub> = 3.0 to 5.5 V -20°C ≤ T <sub>opr</sub> ≤ 85°C <sup>(2)</sup>	38.8	40	41.2	MHz
		V <sub>CC</sub> = 3.0 to 5.5 V -40°C ≤ T <sub>opr</sub> ≤ 85°C <sup>(2)</sup>	38.4	40	41.6	MHz
		V <sub>CC</sub> = 2.7 to 5.5 V -20°C ≤ T <sub>opr</sub> ≤ 85°C <sup>(2)</sup>	38	40	42	MHz
		V <sub>CC</sub> = 2.7 to 5.5 V -40°C ≤ T <sub>opr</sub> ≤ 85°C <sup>(2)</sup>	37.6	40	42.4	MHz
		V <sub>CC</sub> = 2.2 to 5.5 V -20°C ≤ T <sub>opr</sub> ≤ 85°C <sup>(3)</sup>	35.2	40	44.8	MHz
		V <sub>CC</sub> = 2.2 to 5.5 V -40°C ≤ T <sub>opr</sub> ≤ 85°C <sup>(3)</sup>	34	40	46	MHz
		V <sub>CC</sub> = 5.0 V ± 10% -20°C ≤ T <sub>opr</sub> ≤ 85°C <sup>(2)</sup>	38.8	40	40.8	MHz
		V <sub>CC</sub> = 5.0 V ± 10% -40°C ≤ T <sub>opr</sub> ≤ 85°C <sup>(2)</sup>	38.4	40	40.8	MHz
		High-speed on-chip oscillator frequency when correction value in FRA7 register is written to FRA1 register <sup>(4)</sup>	V <sub>CC</sub> = 5.0 V, T <sub>opr</sub> = 25°C	–	36.864	–
V <sub>CC</sub> = 3.0 to 5.5 V -20°C ≤ T <sub>opr</sub> ≤ 85°C	-3%		–	3%	%	
–	Value in FRA1 register after reset		08h <sup>(3)</sup>	–	F7h <sup>(3)</sup>	–
–	Oscillation frequency adjustment unit of high-speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	–	+0.3	–	MHz
–	Oscillation stability time		–	10	100	μs
–	Self power consumption at oscillation	V <sub>CC</sub> = 5.0 V, T <sub>opr</sub> = 25°C	–	400	–	μA

## NOTES:

- V<sub>CC</sub> = 2.2 to 5.5 V, T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- These standard values show when the FRA1 register value after reset is assumed.
- These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.
- This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

**Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
–	Oscillation stability time		–	10	100	μs
–	Self power consumption at oscillation	V <sub>CC</sub> = 5.0 V, T <sub>opr</sub> = 25°C	–	15	–	μA

## NOTE:

- V<sub>CC</sub> = 2.2 to 5.5 V, T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

**Table 5.12 Power Supply Circuit Timing Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
t <sub>d</sub> (P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	–	2000	μs
t <sub>d</sub> (R-S)	STOP exit time <sup>(3)</sup>		–	–	150	μs

## NOTES:

- The measurement condition is V<sub>CC</sub> = 2.2 to 5.5 V and T<sub>opr</sub> = 25°C.
- Waiting time until the internal power supply generation circuit stabilizes during power-on.
- Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

**Table 5.13 Timing Requirements of Clock Synchronous Serial I/O with Chip Select<sup>(1)</sup>**

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
tsucyc	SSCK clock cycle time			4	–	–	tcyc <sup>(2)</sup>
tHI	SSCK clock "H" width			0.4	–	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	–	0.6	tsucyc
tRISE	SSCK clock rising time	Master		–	–	1	tcyc <sup>(2)</sup>
		Slave		–	–	1	μs
tFALL	SSCK clock falling time	Master		–	–	1	tcyc <sup>(2)</sup>
		Slave		–	–	1	μs
tsu	SSO, SSI data input setup time			100	–	–	ns
tH	SSO, SSI data input hold time			1	–	–	tcyc <sup>(2)</sup>
tLEAD	$\overline{\text{SCS}}$ setup time	Slave		1tcyc + 50	–	–	ns
tLAG	$\overline{\text{SCS}}$ hold time	Slave		1tcyc + 50	–	–	ns
tOD	SSO, SSI data output delay time			–	–	1	tcyc <sup>(2)</sup>
tSA	SSI slave access time		2.7 V ≤ Vcc ≤ 5.5 V	–	–	1.5tcyc + 100	ns
			2.2 V ≤ Vcc < 2.7 V	–	–	1.5tcyc + 200	ns
tOR	SSI slave out open time		2.7 V ≤ Vcc ≤ 5.5 V	–	–	1.5tcyc + 100	ns
			2.2 V ≤ Vcc < 2.7 V	–	–	1.5tcyc + 200	ns

## NOTES:

1. Vcc = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1tcyc = 1/f1(s)





Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)

**Table 5.14 Timing Requirements of I<sup>2</sup>C bus Interface(1)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
t <sub>SCL</sub>	SCL input cycle time		12t <sub>CYC</sub> + 600 <sup>(2)</sup>	–	–	ns
t <sub>SCLH</sub>	SCL input “H” width		3t <sub>CYC</sub> + 300 <sup>(2)</sup>	–	–	ns
t <sub>SCLL</sub>	SCL input “L” width		5t <sub>CYC</sub> + 500 <sup>(2)</sup>	–	–	ns
t <sub>sf</sub>	SCL, SDA input fall time		–	–	300	ns
t <sub>SP</sub>	SCL, SDA input spike pulse rejection time		–	–	1t <sub>CYC</sub> <sup>(2)</sup>	ns
t <sub>BUF</sub>	SDA input bus-free time		5t <sub>CYC</sub> <sup>(2)</sup>	–	–	ns
t <sub>STAH</sub>	Start condition input hold time		3t <sub>CYC</sub> <sup>(2)</sup>	–	–	ns
t <sub>STAS</sub>	Retransmit start condition input setup time		3t <sub>CYC</sub> <sup>(2)</sup>	–	–	ns
t <sub>STOP</sub>	Stop condition input setup time		3t <sub>CYC</sub> <sup>(2)</sup>	–	–	ns
t <sub>SDAS</sub>	Data input setup time		1t <sub>CYC</sub> + 20 <sup>(2)</sup>	–	–	ns
t <sub>SDAH</sub>	Data input hold time		0	–	–	ns

NOTES:

1. V<sub>CC</sub> = 2.2 to 5.5 V, V<sub>SS</sub> = 0 V and T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1t<sub>CYC</sub> = 1/f<sub>1</sub>(s)




**Figure 5.7 I/O Timing of I<sup>2</sup>C bus Interface**

**Table 5.20 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	200	–	ns
$t_{w(CKH)}$	CLKi input “H” width	100	–	ns
$t_{w(CKL)}$	CLKi input “L” width	100	–	ns
$t_{d(C-Q)}$	TXDi output delay time	–	50	ns
$t_{h(C-Q)}$	TXDi hold time	0	–	ns
$t_{su(D-C)}$	RXDi input setup time	50	–	ns
$t_{h(C-D)}$	RXDi input hold time	90	–	ns


i = 0 or 1

**Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V****Table 5.21 External Interrupt  $\overline{INTi}$  (i = 0, 1, 3) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INTi}$ input “H” width	250 <sup>(1)</sup>	–	ns
$t_{w(INL)}$	$\overline{INTi}$ input “L” width	250 <sup>(2)</sup>	–	ns

## NOTES:

- When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

**Figure 5.11 External Interrupt  $\overline{INTi}$  Input Timing Diagram when Vcc = 5 V**

**Table 5.22 Electrical Characteristics (3) [V<sub>CC</sub> = 3 V]**

Symbol	Parameter		Condition		Standard			Unit	
					Min.	Typ.	Max.		
V <sub>OH</sub>	Output "H" voltage	Except P1_0 to P1_7, XOUT	I <sub>OH</sub> = -1 mA		V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V	
		P1_0 to P1_7	Drive capacity HIGH	I <sub>OH</sub> = -5 mA	V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V	
			Drive capacity LOW	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V	
		XOUT	Drive capacity HIGH	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V	
			Drive capacity LOW	I <sub>OH</sub> = -50 μA	V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V	
V <sub>OL</sub>	Output "L" voltage	Except P1_0 to P1_7, XOUT	I <sub>OL</sub> = 1 mA		–	–	0.5	V	
		P1_0 to P1_7	Drive capacity HIGH	I <sub>OL</sub> = 5 mA	–	–	0.5	V	
			Drive capacity LOW	I <sub>OL</sub> = 1 mA	–	–	0.5	V	
		XOUT	Drive capacity HIGH	I <sub>OL</sub> = 0.1 mA	–	–	0.5	V	
			Drive capacity LOW	I <sub>OL</sub> = 50 μA	–	–	0.5	V	
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.3	–	V	
		RESET			0.1	0.4	–	V	
I <sub>IH</sub>	Input "H" current			V <sub>I</sub> = 3 V, V <sub>CC</sub> = 3 V		–	–	4.0	μA
I <sub>IL</sub>	Input "L" current			V <sub>I</sub> = 0 V, V <sub>CC</sub> = 3 V		–	–	-4.0	μA
R <sub>PULLUP</sub>	Pull-up resistance			V <sub>I</sub> = 0 V, V <sub>CC</sub> = 3 V		66	160	500	kΩ
R <sub>FXIN</sub>	Feedback resistance	XIN			–	3.0	–	MΩ	
R <sub>FXCIN</sub>	Feedback resistance	XCIN			–	18	–	MΩ	
V <sub>RAM</sub>	RAM hold voltage			During stop mode		1.8	–	–	V

## NOTE:

- V<sub>CC</sub> = 2.7 to 3.3 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

**Table 5.28 Electrical Characteristics (5) [V<sub>CC</sub> = 2.2 V]**

Symbol	Parameter		Condition		Standard			Unit		
					Min.	Typ.	Max.			
V <sub>OH</sub>	Output "H" voltage	Except P1_0 to P1_7, XOUT	I <sub>OH</sub> = -1 mA		V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V		
		P1_0 to P1_7	Drive capacity HIGH	I <sub>OH</sub> = -2 mA	V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V		
			Drive capacity LOW	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V		
		XOUT	Drive capacity HIGH	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V		
			Drive capacity LOW	I <sub>OH</sub> = -50 μA	V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V		
V <sub>OL</sub>	Output "L" voltage	Except P1_0 to P1_7, XOUT	I <sub>OL</sub> = 1 mA		–	–	0.5	V		
		P1_0 to P1_7	Drive capacity HIGH	I <sub>OL</sub> = 2 mA	–	–	0.5	V		
			Drive capacity LOW	I <sub>OL</sub> = 1 mA	–	–	0.5	V		
		XOUT	Drive capacity HIGH	I <sub>OL</sub> = 0.1 mA	–	–	0.5	V		
			Drive capacity LOW	I <sub>OL</sub> = 50 μA	–	–	0.5	V		
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.05	0.3	–	V		
		RESET			0.05	0.15	–	V		
I <sub>IH</sub>	Input "H" current			V <sub>I</sub> = 2.2 V		–	–	4.0	μA	
I <sub>IL</sub>	Input "L" current			V <sub>I</sub> = 0 V		–	–	-4.0	μA	
R <sub>PULLUP</sub>	Pull-up resistance			V <sub>I</sub> = 0 V		100	200	600	kΩ	
R <sub>FXIN</sub>	Feedback resistance	XIN					–	5	–	MΩ
R <sub>FXCIN</sub>	Feedback resistance	XCIN					–	35	–	MΩ
V <sub>RAM</sub>	RAM hold voltage			During stop mode		1.8	–	–	V	

## NOTE:

- V<sub>CC</sub> = 2.2 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

**Table 5.29 Electrical Characteristics (6) [V<sub>CC</sub> = 2.2 V]  
(T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**


Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
I <sub>CC</sub>	Power supply current (V <sub>CC</sub> = 2.2 to 2.7 V) Single-chip mode, output pins are open, other pins are V <sub>SS</sub>	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	3.5	–	mA
			XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	–	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on f <sub>OCO</sub> = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	3.5	–	mA
			XIN clock off High-speed on-chip oscillator on f <sub>OCO</sub> = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	–	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	–	100	230	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	–	100	230	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	–	25	–	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	22	60	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	20	55	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	3.0	–	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	1.8	–	μA
		Stop mode	XIN clock off, T <sub>opr</sub> = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	0.7	3.0	μA
			XIN clock off, T <sub>opr</sub> = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	1.1	–	μA

**Table 5.36 A/D Converter Characteristics**

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
–	Resolution		$V_{ref} = AV_{CC}$	–	–	10	Bits
–	Absolute accuracy	10-bit mode	$\phi_{AD} = 10 \text{ MHz}, V_{ref} = AV_{CC} = 5.0 \text{ V}$	–	–	$\pm 3$	LSB
		8-bit mode	$\phi_{AD} = 10 \text{ MHz}, V_{ref} = AV_{CC} = 5.0 \text{ V}$	–	–	$\pm 2$	LSB
		10-bit mode	$\phi_{AD} = 10 \text{ MHz}, V_{ref} = AV_{CC} = 3.3 \text{ V}$	–	–	$\pm 5$	LSB
		8-bit mode	$\phi_{AD} = 10 \text{ MHz}, V_{ref} = AV_{CC} = 3.3 \text{ V}$	–	–	$\pm 2$	LSB
$R_{ladder}$	Resistor ladder		$V_{ref} = AV_{CC}$	10	–	40	$k\Omega$
$t_{conv}$	Conversion time	10-bit mode	$\phi_{AD} = 10 \text{ MHz}, V_{ref} = AV_{CC} = 5.0 \text{ V}$	3.3	–	–	$\mu\text{s}$
		8-bit mode	$\phi_{AD} = 10 \text{ MHz}, V_{ref} = AV_{CC} = 5.0 \text{ V}$	2.8	–	–	$\mu\text{s}$
$V_{ref}$	Reference voltage			2.7	–	$AV_{CC}$	V
$V_{IA}$	Analog input voltage <sup>(2)</sup>			0	–	$AV_{CC}$	V
–	A/D operating clock frequency	Without sample and hold		0.25	–	10	MHz
		With sample and hold		1	–	10	MHz

**NOTES:**

- $AV_{CC} = 2.7$  to  $5.5 \text{ V}$  at  $T_{opr} = -40$  to  $85^\circ\text{C}$  (J version) /  $-40$  to  $125^\circ\text{C}$  (K version), unless otherwise specified.
- When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

**Figure 5.20 Ports P0, P1, and P3 to P5 Timing Measurement Circuit**

**Table 5.38 Flash Memory (Data flash Block A, Block B) Electrical Characteristics<sup>(4)</sup>**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
–	Program/erase endurance <sup>(2)</sup>		10,000 <sup>(3)</sup>	–	–	times
–	Byte program time (program/erase endurance ≤ 1,000 times)		–	50	400	μs
–	Byte program time (program/erase endurance > 1,000 times)		–	65	–	μs
–	Block erase time (program/erase endurance ≤ 1,000 times)		–	0.2	9	s
–	Block erase time (program/erase endurance > 1,000 times)		–	0.3	–	s
t <sub>d(SR-SUS)</sub>	Time delay from suspend request until suspend		–	–	97 + CPU clock × 6 cycles	μs
–	Interval from erase start/restart until following suspend request		650	–	–	μs
–	Interval from program start/restart until following suspend request		0	–	–	ns
–	Time from suspend until program/erase restart		–	–	3 + CPU clock × 4 cycles	μs
–	Program, erase voltage		2.7	–	5.5	V
–	Read voltage		2.7	–	5.5	V
–	Program, erase temperature		-40	–	85 <sup>(8)</sup>	°C
–	Data hold time <sup>(9)</sup>	Ambient temperature = 55°C	20	–	–	year

**NOTES:**

- V<sub>CC</sub> = 2.7 to 5.5 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.  
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 125°C for K version.
- The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.21 Time delay until Suspend

Table 5.39 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
$V_{det1}$	Voltage detection level <sup>(2, 4)</sup>		2.70	2.85	3.0	V
$t_d(V_{det1-A})$	Voltage monitor 1 reset generation time <sup>(5)</sup>		–	40	200	$\mu$ s
–	Voltage detection circuit self power consumption	VCA26 = 1, $V_{CC} = 5.0$ V	–	0.6	–	$\mu$ A
$t_d(E-A)$	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		–	–	100	$\mu$ s
$V_{ccmin}$	MCU operating voltage minimum value		2.70	–	–	V

## NOTES:

- The measurement condition is  $V_{CC} = 2.7$  to  $5.5$  V and  $T_{opr} = -40$  to  $85^\circ\text{C}$  (J version) /  $-40$  to  $125^\circ\text{C}$  (K version).
- Hold  $V_{det2} > V_{det1}$ .
- Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- This parameter shows the voltage detection level when the power supply drops.  
The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- Time until the voltage monitor 1 reset is generated after the voltage passes  $V_{det1}$  when  $V_{CC}$  falls. When using the digital filter, its sampling time is added to  $t_d(V_{det1-A})$ . When using the voltage monitor 1 reset, maintain this time until  $V_{CC} = 2.0$  V after the voltage passes  $V_{det1}$  when the power supply falls.

Table 5.40 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
$V_{det2}$	Voltage detection level <sup>(2)</sup>		3.3	3.6	3.9	V
$t_d(V_{det2-A})$	Voltage monitor 2 reset/interrupt request generation time <sup>(3, 5)</sup>		–	40	200	$\mu$ s
–	Voltage detection circuit self power consumption	VCA27 = 1, $V_{CC} = 5.0$ V	–	0.6	–	$\mu$ A
$t_d(E-A)$	Waiting time until voltage detection circuit operation starts <sup>(4)</sup>		–	–	100	$\mu$ s

## NOTES:

- The measurement condition is  $V_{CC} = 2.7$  to  $5.5$  V and  $T_{opr} = -40$  to  $85^\circ\text{C}$  (J version) /  $-40$  to  $125^\circ\text{C}$  (K version).
- Hold  $V_{det2} > V_{det1}$ .
- Time until the voltage monitor 2 reset/interrupt request is generated after the voltage passes  $V_{det2}$ .
- Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
- When using the digital filter, its sampling time is added to  $t_d(V_{det2-A})$ . When using the voltage monitor 2 reset, maintain this time until  $V_{CC} = 2.0$  V after the voltage passes  $V_{det2}$  when the power supply falls.





Figure 5.23 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)



**Figure 5.25 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)**

**Table 5.47 Electrical Characteristics (1) [V<sub>CC</sub> = 5 V]**


Symbol	Parameter		Condition	Standard			Unit	
				Min.	Typ.	Max.		
V <sub>OH</sub>	Output "H" voltage	Except XOUT	I <sub>OH</sub> = -5 mA		V <sub>CC</sub> - 2.0	–	V <sub>CC</sub>	V
			I <sub>OH</sub> = -200 μA		V <sub>CC</sub> - 0.3	–	V <sub>CC</sub>	V
	XOUT		Drive capacity HIGH	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 2.0	–	V <sub>CC</sub>	V
			Drive capacity LOW	I <sub>OH</sub> = -500 μA	V <sub>CC</sub> - 2.0	–	V <sub>CC</sub>	V
V <sub>OL</sub>	Output "L" voltage	Except XOUT	I <sub>OL</sub> = 5 mA		–	–	2.0	V
			I <sub>OL</sub> = 200 μA		–	–	0.45	V
	XOUT		Drive capacity HIGH	I <sub>OL</sub> = 1 mA	–	–	2.0	V
			Drive capacity LOW	I <sub>OL</sub> = 500 μA	–	–	2.0	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	INT0, INT1, INT3, K10, K11, K12, K13, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	–	V
		RESET			0.1	1.0	–	V
I <sub>IH</sub>	Input "H" current		V <sub>I</sub> = 5 V, V <sub>CC</sub> = 5V		–	–	5.0	μA
I <sub>IL</sub>	Input "L" current		V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5V		–	–	-5.0	μA
R <sub>PULLUP</sub>	Pull-up resistance		V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5V		30	50	167	kΩ
R <sub>fXIN</sub>	Feedback resistance	XIN			–	1.0	–	MΩ
V <sub>RAM</sub>	RAM hold voltage		During stop mode		2.0	–	–	V

## NOTE:


- V<sub>CC</sub> = 4.2 to 5.5 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

**Timing Requirements****(Unless Otherwise Specified:  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{opr} = 25^\circ\text{C}$ ) [ $V_{CC} = 5\text{ V}$ ]****Table 5.49 XIN Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(XIN)}$	XIN input cycle time	50	–	ns
$t_{WH(XIN)}$	XIN input "H" width	25	–	ns
$t_{WL(XIN)}$	XIN input "L" width	25	–	ns

**Figure 5.27 XIN Input Timing Diagram when  $V_{CC} = 5\text{ V}$** **Table 5.50 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TRAIO)}$	TRAIO input cycle time	100	–	ns
$t_{WH(TRAIO)}$	TRAIO input "H" width	40	–	ns
$t_{WL(TRAIO)}$	TRAIO input "L" width	40	–	ns

**Figure 5.28 TRAIO Input Timing Diagram when  $V_{CC} = 5\text{ V}$**

REVISION HISTORY

R8C/26 Group, R8C/27 Group Datasheet

Rev.	Date	Description	
		Page	Summary
0.10	Nov 14, 2005	–	First edition issued
0.20	Feb 06, 2006	2, 3	Table 1.1 Functions and Specifications for R8C/26Group and Table 1.2 Functions and Specifications for R8C/27 Group; Minimum instruction execution time and Supply voltage revised
		9	Table 1.6 Pin Name Information by Pin Number; “XOUT” → “XOUT/XCOUT” and “XIN” → “XIN/XCIN” revised
		18	Table 4.4 SFR Information (4); 00FEh: “DRR” → “P1DRR” revised
		19	Table 4.5 SFR Information (5); -0119h: “Timer RE Minute Data Register / Compare Register” → “Timer RE Minute Data Register / Compare Data Register” -011Ah: “Timer RE Time Data Register” → “Timer RE Hour Data Register” -011Bh: “Timer RE Day Data Register” → “Timer RE Day of Week Data Register” revised
		22 to 45	5. Electrical Characteristics added
1.00	Nov 08, 2006	All pages	“Preliminary” deleted
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 revised
		5	Table 1.3 revised
		6	Table 1.4 revised
		7	Figure 1.4 revised
		9	Table 1.6 revised
		15	Table 4.1; • 001Ch: “00h” → “00h, 10000000b” revised • 000Fh: “000XXXXXb” → “00X11111b” revised • 0029h: “High-Speed On-Chip Oscillator Control Register 4, FRA4, When shipping” added • 002Bh: “High-Speed On-Chip Oscillator Control Register 6, FRA6, When shipping” added • 0032h: “00h, 01000000b” → “00h, 00100000b” revised • 0038h: “00001000b, 01001001b” → “0000X000b, 0100X001b” revised • NOTE3 and 4 revised; NOTE6 added
		18	Table 4.4; • 00E0h, 00E1h, 00E5h, 00E8h, 00E9h: “XXh” → “00h” revised • 00FDh: “XX00000000b” → “00h” revised
		22	Table 5.2 revised
		23	Figure 5.1 title revised
		24	Table 5.4 revised
25	Table 5.5 revised		
26	Figure 5.2 title revised and Table 5.7 NOTE4 added		