

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
lumber of I/O	25
rogram Memory Size	16KB (16K x 8)
rogram Memory Type	FLASH
EPROM Size	2K x 8
AM Size	1K x 8
oltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
ata Converters	A/D 12x10b
Scillator Type	Internal
perating Temperature	-20°C ~ 105°C (TA)
Nounting Type	Surface Mount
ackage / Case	32-LQFP
upplier Device Package	32-LQFP (7x7)
urchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21274syfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/26 Group and Table 1.2 outlines the Functions and Specifications for R8C/27 Group.

Table 1.1 Functions and Specifications for R8C/26 Group

ODLI	Item	Specification
CPU	Number of	89 instructions
	fundamental	
	instructions Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version)
	execution time	62.5  ns (f(XIN) = 20  MHz, VCC = 3.0  to  5.5  V) (MINER THAIL K VERSION)
	execution time	100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
5	Memory capacity	Refer to Table 1.3 Product Information for R8C/26 Group
Peripheral	Ports	I/O ports: 25 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits x 1 channel
		Timer RB: 8 bits x 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits x 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function
		(For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1)
		Clock synchronous serial I/O, UART
	Clock synchronous	1 channel
	serial interface	I <sup>2</sup> C bus Interface <sup>(1)</sup>
		Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler)
	Transmission	Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources,
		Software: 4 sources, Priority levels: 7 levels
	Clock generation	3 circuits
	circuits	XIN clock generation circuit (with on-chip feedback resistor)
		On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has a frequency adjustment function
		XCIN clock generation circuit (32 kHz) (N, D version)
		Real-time clock (timer RE) (N, D version)
	Oscillation-stopped	XIN clock oscillation stop detection function
	detector	7.114 Glock Goomation Gtop actodion function
	Voltage detection	On-chip
	circuit	Off only
	Power-on reset circuit	On-chip
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Characteristics	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Characteristics		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)
		VCC = 2.2 to 5.5 V (f(XIN) = 10 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	(N, D version)	Typ. 6 mA (VCC = $3.0 \text{ V}$ , f(XIN) = $20 \text{ MHz}$ )
	(IV, D Version)	Typ. 2.0 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
		Typ. 0.7 $\mu$ A (VCC = 3.0 V, wait mode (I(XCIN) = 32 KHz)
Flash Memory	Programming and	VCC = 2.7 to 5.5 V
i idəli ivi <del>c</del> ililliy	erasure voltage	V 00 - 2.7 (0 0.0 V
	Programming and	100 times
		100 tillies
On a ratio = A!-	erasure endurance	20 to 95°C (N version)
Operating Ambie	int remperature	-20 to 85°C (N version)
		-40 to 85°C (D, J version) <sup>(2)</sup> , -40 to 125°C (K version) <sup>(2)</sup>
Package		32-pin molded-plastic LQFP

- 1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
- 2. Specify the D, K version if D, K version functions are to be used.



Table 1.2 Functions and Specifications for R8C/27 Group

	Item	Specification
CPU	Number of fundamental	89 instructions
	instructions	
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version)
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.4 Product Information of R8C/27 Group
Peripheral	Ports	I/O ports: 25 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits x 1 channel
		Timer RB: 8 bits x 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits x 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function
		(For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1)
		Clock synchronous serial I/O, UART
	Clock synchronous	1 channel
	serial interface	I <sup>2</sup> C bus Interface <sup>(1)</sup>
		Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler)
		Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources,
		Software: 4 sources, Priority levels: 7 levels
	Clock generation	3 circuits
	circuits	XIN clock generation circuit (with on-chip feedback resistor)
		On-chip oscillator (high speed, low speed)  Ulink and all the procedure of the speed from t
		High-speed on-chip oscillator has a frequency adjustment function
		<ul> <li>XCIN clock generation circuit (32 kHz) (N, D version)</li> <li>Real-time clock (timer RE) (N, D version)</li> </ul>
	Oscillation stanged	XIN clock oscillation stop detection function
	Oscillation-stopped detector	And clock oscillation stop detection function
	Voltage detection circuit	On chin
	Power-on reset circuit	On-chip
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Characteristics	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 26 MHz) (Warsion)
Characteristics		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)
		VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	(N, D version)	Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
	(14, 2 voloion)	Typ. 2.0 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
		Typ. 0.7 $\mu$ A (VCC = 3.0 V, stop mode)
Flash Memory	Programming and	VCC = 2.7 to 5.5 V
	erasure voltage	
	Programming and	10,000 times (data flash)
	erasure endurance	1,000 times (gram ROM)
Operating Ambie		-20 to 85°C (N version)
		-40 to 85°C (D, J version) <sup>(2)</sup> , -40 to 125°C (K version) <sup>(2)</sup>
Package		32-pin molded-plastic LQFP
i dokay <del>o</del>		02 piii molded-piastic Eq. i

- 1.  $I^2C$  bus is a trademark of Koninklijke Philips Electronics N. V.
- 2. Specify the D, K version if D, K version functions are to be used.



### 2. **Central Processing Unit (CPU)**

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 **CPU Registers** 

# 3.2 R8C/27 Group

Figure 3.2 is a Memory Map of R8C/27 Group. The R8C/27 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.


The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



- 1. Data flash block A (1 Kbyte) and B (1 Kbyte) are shown.
- 2. The blank regions are reserved. Do not access locations in these regions.

Dord Mosek en	Internal ROM		Internal RAM		
Part Number	Size	Address 0YYYYh	Size	Address 0XXXXh	
R5F21272SNFP, R5F21272SDFP,	0 Khyton	0E000h	E12 bytes	005FFh	
R5F21272SNXXXFP, R5F21272SDXXXFP	8 Kbytes	000011	512 bytes	003FFII	
R5F21274SNFP, R5F21274SDFP,					
R5F21274JFP, R5F21274KFP,	16 Khytos	0C000h	1 Kbyte	007FFh	
R5F21274SNXXXFP, R5F21274SDXXXFP,	16 Kbytes	0000011	1 Kbyte	0077711	
R5F21274JXXXFP, R5F21274KXXXFP					
R5F21275SNFP, R5F21275SDFP,	24 Kbytes	0A000h	1.5 Kbytes	009FFh	
R5F21275SNXXXFP, R5F21275SDXXXFP	24 Kbytes	UAUUUII	1.5 Kbytes	009FFII	
R5F21276SNFP, R5F21276SDFP,					
R5F21276JFP, R5F21276KFP,	32 Kbytes	08000h	1 E Khyton	009FFh	
R5F21276SNXXXFP, R5F21276SDXXXFP,	32 Kbytes	0000011	1.5 Kbytes	009FFII	
R5F21276JXXXFP, R5F21276KXXXFP					

Figure 3.2 Memory Map of R8C/27 Group

Table 4.6 SFR Information (6)<sup>(1)</sup>

Address	Register	Symbol	After reset
0140h	-5	-,	
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0150h			
0151h			
0152h			
0153fi 0154h			
0154H			
0155h			
0156fi 0157h			
0157h 0158h			
0159h			
015Ah 015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
NOTE:			

NOTE

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.7 SFR Information (7)<sup>(1)</sup>

Address	Register	Symbol	After reset
0180h	, and the second	,	
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			<u> </u>
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			+
0192h			+
0192h			+
0193h			+
0194n			+
0195h			<del> </del>
0196H			
0197h 0198h			1
0199h 019Ah			
019Bh			
019Ch			
019Dh			<u> </u>
019Eh			4
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B4h			
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h			
01B9h			1
01BAh			†
01BBh			<del> </del>
01BCh			<del> </del>
01BDh			+
01BEh			
01BFh			<del> </del>
0.5111	<u>L</u>	l .	1

FFFFh Option Function Select Register OFS (Note 2)

X: Undefined

- 1. The blank regions are reserved. Do not access locations in these regions.
- 2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

Table 5.3 A/I	Converter Converter	Characteristics
---------------	---------------------	-----------------

Cumbal	Parameter	Conditions	Standard			Unit	
Symbol	'	Parameter	Conditions		Тур.	Max.	Offic
-	Resolution		Vref = AVCC	-	-	10	Bits
_	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	_	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
		10-bit mode	φAD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±5	LSB
		8-bit mode	φAD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	=	_	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	_	μS
Vref	Reference voltag	e		2.2	-	AVcc	V
VIA	Analog input volta	age <sup>(2)</sup>		0	=	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVCC = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	Vref = AVCC = 2.7 to 5.5 V	1	-	10	MHz
		Without sample and hold	Vref = AVCC = 2.2 to 5.5 V	0.25	-	5	MHz
		With sample and hold	Vref = AVCC = 2.2 to 5.5 V	1	-	5	MHz

- 1. AVcc = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 5.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions		- Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
=	Program/erase endurance <sup>(2)</sup>	R8C/26 Group	100 <sup>(3)</sup>	=	=	times
		R8C/27 Group	1,000(3)	=	-	times
=	Byte program time		=	50	400	μs
_	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until		-	_	97 + CPU clock	μS
	suspend				× 6 cycles	
_	Interval from erase start/restart until following suspend request		650	_	_	μ\$
=	Interval from program start/restart until following suspend request		0	=	-	ns
-	Time from suspend until program/erase restart		=	-	3 + CPU clock × 4 cycles	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	-	5.5	V
=	Program, erase temperature		0	-	60	°C
_	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	_	-	year

- NOTES:

  1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
  - 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

**Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics** 

Courada a l	Parameter	Condition		Standard		Linit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 4.75  to  5.25  V $0^{\circ}C \leq T_{opr} \leq 60^{\circ}C^{(2)}$	39.2	40	40.8	MHz
		Vcc = 3.0 to 5.5 V -20°C $\leq$ Topr $\leq$ 85°C <sup>(2)</sup>	38.8	40	41.2	MHz
		Vcc = 3.0 to 5.5 V -40°C $\leq$ Topr $\leq$ 85°C <sup>(2)</sup>	38.4	40	41.6	MHz
		Vcc = 2.7 to 5.5 V -20°C $\leq$ Topr $\leq$ 85°C <sup>(2)</sup>	38	40	42	MHz
		Vcc = 2.7 to 5.5 V -40°C $\leq$ Topr $\leq$ 85°C(2)	37.6	40	42.4	MHz
		Vcc = 2.2 to 5.5 V $-20^{\circ}$ C $\leq$ Topr $\leq$ 85 $^{\circ}$ C <sup>(3)</sup>	35.2	40	44.8	MHz
		Vcc = 2.2 to 5.5 V -40°C $\leq$ Topr $\leq$ 85°C <sup>(3)</sup>	34	40	46	MHz
		$Vcc = 5.0 V \pm 10\%$ -20°C \le Topr \le 85°C <sup>(2)</sup>	38.8	40	40.8	MHz
		$Vcc = 5.0 V \pm 10\%$ -40°C \le Topr \le 85°C(2)	38.4	40	40.8	MHz
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	-	36.864	_	MHz
	correction value in FRA7 register is written to FRA1 register <sup>(4)</sup>	Vcc = 3.0  to  5.5  V -20°C \le Topr \le 85°C	-3%	-	3%	%
_	Value in FRA1 register after reset		08h <sup>(3)</sup>	-	F7h <sup>(3)</sup>	-
_	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	-	MHz
_	Oscillation stability time		-	10	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	_	μΑ

- 1. Vcc = 2.2 to 5.5 V,  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. These standard values show when the FRA1 register value after reset is assumed.
- 3. These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.
- 4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

**Table 5.11** Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
_	Oscillation stability time		-	10	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	15	-	μА

# NOTE:

1. Vcc = 2.2 to 5.5 V,  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.

**Table 5.12 Power Supply Circuit Timing Characteristics** 

Symbol Parameter	Parameter	Condition	Standard			Unit
	Condition	Min.	Тур.	Max.	Onit	
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	=	2000	μS
td(R-S)	STOP exit time <sup>(3)</sup>		=	=	150	μS

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.






Figure 5.6 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 5.14 Timing Requirements of I<sup>2</sup>C bus Interface<sup>(1)</sup>

Symbol	Parameter	Condition	St	Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	
tscl	SCL input cycle time		12tcyc + 600 <sup>(2)</sup>	-	_	ns
tsclh	SCL input "H" width		3tcyc + 300 <sup>(2)</sup>	=	-	ns
tscll	SCL input "L" width		5tcyc + 500 <sup>(2)</sup>	=	-	ns
tsf	SCL, SDA input fall time		-	-	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	-	1tcyc(2)	ns
tBUF	SDA input bus-free time		5tcyc(2)	-	-	ns
tstah	Start condition input hold time		3tcyc(2)	=	-	ns
tstas	Retransmit start condition input setup time		3tcyc(2)	=	-	ns
tstop	Stop condition input setup time		3tcyc(2)	-	-	ns
tsdas	Data input setup time		1tcyc + 20 <sup>(2)</sup>	-	-	ns
tsdah	Data input hold time		0	-	-	ns

- 1. Vcc = 2.2 to 5.5 V, Vss = 0 V and  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I<sup>2</sup>C bus Interface

**Table 5.20 Serial Interface** 

Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLKi input cycle time	200	=	ns	
tW(CKH)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1





Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

External Interrupt INTi (i = 0, 1, 3) Input **Table 5.21** 

Symbol	Parameter		Standard		
			Max.	Unit	
tW(INH)	ĪNTi input "H" width	250 <sup>(1)</sup>	-	ns	
tW(INL)	INTi input "L" width	250 <sup>(2)</sup>	-	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



External Interrupt INTi Input Timing Diagram when Vcc = 5 V Figure 5.11

Table 5.22 Electrical Characteristics (3) [Vcc = 3 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol	Falanteei		Condition		Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	IOH = -1 mA		Vcc - 0.5	_	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	=	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μΑ	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA		-	_	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 5 mA	-	-	0.5	V
			Drive capacity LOW	IoL = 1 mA	-	_	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	=	=	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLKO, CLK1, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Іін	Input "H" current	I	VI = 3 V, Vcc = 3	3 V	=	_	4.0	μА
lıL	Input "L" current		VI = 0 V, Vcc = 3 V		_	_	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3	3 V	66	160	500	kΩ
RfXIN	Feedback resistance	XIN			-	3.0	-	МΩ
RfXCIN	Feedback resistance	XCIN			=	18	=	МΩ
VRAM	RAM hold voltage		During stop mode	е	1.8	_	-	V

<sup>1.</sup> Vcc = 2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.23 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol			Condition	Min. Typ.		Max.	Offic
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		6	_	mA
other p	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	=	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	9	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА
	Low-speed clock mode  XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1  XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1  Wait mode  XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off Low-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	П	130	300	μА		
		I	30		μА		
		High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0	_	25	70	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	55	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	3.8	-	μА
	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.0	-	μА		
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μА

Table 5.32 Serial Interface	<b>Table</b>	5.32	Serial In	terface
-----------------------------	--------------	------	-----------	---------

Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLKi input cycle time	800	-	ns	
tW(CKH)	CLKi input "H" width	400	-	ns	
tW(CKL)	CLKi input "L" width	400	-	ns	
td(C-Q)	TXDi output delay time	=	200	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	150	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.33 External Interrupt  $\overline{INTi}$  (i = 0, 1, 3) Input

Symbol Parameter		Stan	Unit	
Symbol	i didilietei		Max.	Offic
tw(INH)	INTi input "H" width	1000(1)	-	ns
tw(INL)	INTi input "L" width	1000 <sup>(2)</sup>	П	ns

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.19 External Interrupt INTi Input Timing Diagram when Vcc = 2.2 V

Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLKi input cycle time	200	=	ns	
tW(CKH)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 5.29 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.52 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
			Max.	Unit	
tW(INH)	INTi input "H" width	250 <sup>(1)</sup>	-	ns	
tW(INL)	INTi input "L" width	250(2)	-	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.30 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Table 5.53 Electrical Characteristics (3) [Vcc = 3 V]

Symbol	Pare	ameter	Condi	ition	Si	tandard		Unit	
Symbol	Faic	ameter	Condition		Min. Typ. Max		Max.	Jill	
Vон	Output "H" voltage	Except XOUT	Iон = -1 mA		Vcc - 0.5	-	Vcc	V	
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	_	Vcc	V	
			Drive capacity LOW	Іон = -50 μΑ	Vcc - 0.5	=	Vcc	V	
Vol	Output "L" voltage	Except XOUT	IoL = 1 mA		_	-	0.5	V	
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	=	=	0.5	V	
			Drive capacity LOW	IOL = 50 μA	=	=	0.5	V	
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLKO,CLK1, SSI, SCL, SDA, SSO			0.1	0.3	-	V	
		RESET			0.1	0.4	_	V	
Іін	Input "H" current	1	VI = 3 V, Vcc = 3	V	_	-	4.0	μΑ	
lıL	Input "L" current		VI = 0 V, Vcc = 3V		_	-	-4.0	μΑ	
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3V		66	160	500	kΩ	
RfXIN	Feedback resistance	XIN			-	3.0	_	MΩ	
VRAM	RAM hold voltage	•	During stop mode	Э	2.0	_	-	V	

<sup>1.</sup> Vcc = 2.7 to 3.3 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.

# **Timing requirements**

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.55 XIN Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(XIN)	XIN input cycle time	100	=	ns
twh(xin)	XIN input "H" width	40	=	ns
tWL(XIN)	XIN input "L" width	40	=	ns




Figure 5.31 XIN Input Timing Diagram when Vcc = 3 V

Table 5.56 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	-	ns
tWL(TRAIO)	TRAIO input "L" width	120	=	ns




Figure 5.32 TRAIO Input Timing Diagram when Vcc = 3 V

# REVISION HISTORY

# R8C/26 Group, R8C/27 Group Datasheet

	5.4		Description	
Rev.	Date	Page	Summary	
0.10	Nov 14, 2005	-	First edition issued	
0.20	Feb 06, 2006	2, 3	Table 1.1 Functions and Specifications for R8C/26Group and Table 1.2 Functions and Specifications for R8C/27 Group;  Minimum instruction execution time and Supply voltage revised	
		9	Table 1.6 Pin Name Information by Pin Number; "XOUT" $\rightarrow$ "XOUT/XCOUT" and "XIN" $\rightarrow$ "XIN/XCIN" revised	
		18	Table 4.4 SFR Information (4); 00FEh: "DRR" → "P1DRR" revised	
		19	Table 4.5 SFR Information (5);  -0119h: "Timer RE Minute Data Register / Compare Register" →  "Timer RE Minute Data Register / Compare Data Register"  -011Ah: "Timer RE Time Data Register" →  "Timer RE Hour Data Register"  -011Bh: "Timer RE Day Data Register" →  "Timer RE Day of Week Data Register" revised	
		22 to 45	5. Electrical Characteristics added	
1.00	Nov 08, 2006	All pages	"Preliminary" deleted	
		2	Table 1.1 revised	
		3	Table 1.2 revised	
		4	Figure 1.1 revised	
		5	Table 1.3 revised	
		6	Table 1.4 revised	
		7	Figure 1.4 revised	
		9	Table 1.6 revised	
		15	Table 4.1;	
			<ul> <li>• 001Ch: "00h" → "00h, 10000000b" revised</li> <li>• 000Fh: "000XXXXXb" → "00X11111b" revised</li> <li>• 0029h: "High-Speed On-Chip Oscillator Control Register 4, FRA4, When shipping" added</li> <li>• 002Bh: "High-Speed On-Chip Oscillator Control Register 6, FRA6, When shipping" added</li> <li>• 0032h: "00h, 01000000b" → "00h, 00100000b" revised</li> <li>• 0038h: "00001000b, 01001001b" → "0000X000b, 0100X001b" revised</li> <li>• NOTE3 and 4 revised; NOTE6 added</li> </ul>	
		18	Table 4.4;  • 00E0h, 00E1h, 00E5h, 00E8h, 00E9h: "XXh" → "00h" revised  • 00FDh: "XX00000000b" → "00h" revised	
		22	Table 5.2 revised	
		23	Figure 5.1 title revised	
		24	Table 5.4 revised	
		25	Table 5.5 revised	
		26	Figure 5.2 title revised and Table 5.7 NOTE4 added	

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and results in the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the such and t



# **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

# Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510