



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5К х 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21275sdfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3 **Block Diagram**

Figure 1.1 shows a Block Diagram.



Figure 1.1 **Block Diagram**



1.4 **Product Information**

Table 1.3 lists the Product Information for R8C/26 Group and Table 1.4 lists the Product Information for R8C/27 Group.

Part No.ROM CapacityRAM CapacityPackage TypeRemarkR5F21262SNFP8 Kbytes512 bytesPLQP0032GB-AN versionR5F21264SNFP16 Kbytes1 KbytePLQP0032GB-AN versionR5F21265SNFP24 Kbytes1.5 KbytesPLQP0032GB-AN versionR5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AD versionR5F21264SDFP8 Kbytes512 bytesPLQP0032GB-AD versionR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AD versionR5F21266SDFP24 Kbytes1.5 KbytesPLQP0032GB-AD versionR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AD versionR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AJ versionR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AJ versionR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AJ versionR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AK version	
R5F21262SNFP8 Kbytes512 bytesPLQP0032GB-AN versionR5F21264SNFP16 Kbytes1 KbytePLQP0032GB-ANR5F21265SNFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	٢S
R5F21265SNFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1 KbytePLQP0032GB-A	
R5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AD versionR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-APLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21264JFP16 Kbytes1 KbytePLQP0032GB-AJ versionR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21266JFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21264KFP 16 Kbytes 1 Kbyte PLOP0032GB-A K version	
R5F21266KFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21262SNXXXFP 8 Kbytes 512 bytes PLQP0032GB-A N version Fac	ctory
R5F21264SNXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A prog	gramming
R5F21265SNXXXFP 24 Kbytes 1.5 Kbytes PLQP0032GB-A prod	duct ⁽¹⁾
R5F21266SNXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21262SDXXXFP 8 Kbytes 512 bytes PLQP0032GB-A D version	
R5F21264SDXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A	
R5F21265SDXXXFP 24 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21266SDXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21264JXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A J version	
R5F21266JXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21264KXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A K version	
R5F21266KXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	

Product Information for R8C/26 Group Table 1.3

NOTE:

1. The user ROM is programmed before shipment.



1.	Overview

ROM Capacity		DAM				
Program ROM	Data flash	Capacity	Package Type	Re	marks	
8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version		
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A			
24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A			
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A			
8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version		
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A			
24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A			
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A			
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	J version		
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A			
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	K version		
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A			
8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version	Factory	
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		programming	
24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		product ⁽¹⁾	
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A			
8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version		
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A			
24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A			
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A			
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	J version		
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A			
16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	K version		
32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A			
	Program ROM 8 Kbytes 16 Kbytes 32 Kbytes	Program ROMData flash8 Kbytes1 Kbyte × 216 Kbytes1 Kbyte × 224 Kbytes1 Kbyte × 232 Kbytes1 Kbyte × 232 Kbytes1 Kbyte × 216 Kbytes1 Kbyte × 224 Kbytes1 Kbyte × 232 Kbytes1 Kbyte × 2	Program ROMData flashRAM Capacity8 Kbytes1 Kbyte × 2512 bytes16 Kbytes1 Kbyte × 21 Kbyte24 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 2512 bytes16 Kbytes1 Kbyte × 2512 bytes16 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbytes16 Kbytes1 Kbyte × 21.5 Kbytes32 Kbytes1 Kbyte × 21.5 Kbyt	Program ROMData flashRAM CapacityPackage Type8 Kbytes1 Kbyte × 2512 bytesPLQP0032GB-A16 Kbytes1 Kbyte × 21 KbytePLQP0032GB-A24 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A16 Kbytes1 Kbyte × 2512 bytesPLQP0032GB-A24 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A24 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-A32 Kbytes1 Kbyt	Program ROMData flashRAM CapacityPackage TypeRe8 Kbytes1 Kbyte × 2512 bytesPLQP0032GB-AN version16 Kbytes1 Kbyte × 21 KbytePLQP0032GB-AN version24 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 2512 bytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AJ version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AJ version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AJ version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AK version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AK version32 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AN version16 Kbytes1 Kbyte × 21.5 KbytesPLQP0032GB-AD version16 Kbytes1 Kbyte × 2 <td< td=""></td<>	

 Table 1.4
 Product Information for R8C/27 Group

Current of Sep. 2008

NOTE:

1. The user ROM is programmed before shipment.

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



3.2 R8C/27 Group

Figure 3.2 is a Memory Map of R8C/27 Group. The R8C/27 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



Figure 3.2 Memory Map of R8C/27 Group

5. Electrical Characteristics

5.1 N, D Version

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

Symbol		Parameter	Conditions		Standard		Unit
Symbol		arameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.2	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Vih	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	_	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	-	-80	mA
IOH(peak)	Peak output "H"	Except P1_0 to P1_7		-	-	-10	mA
	current	P1_0 to P1_7		-	-	-40	mA
IOH(avg)	Average output	Except P1_0 to P1_7		-	-	-5	mA
	"H" current	P1_0 to P1_7		-	-	-20	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L"	Except P1_0 to P1_7		-	-	10	mA
	currents	P1_0 to P1_7		-	-	40	mA
IOL(avg)	Average output	Except P1_0 to P1_7		-	_	5	mA
	"L" current	P1_0 to P1_7		-	-	20	mA
f(XIN)	XIN clock input osc	illation frequency	$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	20	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
			$2.2~V \leq Vcc < 2.7~V$	0	-	5	MHz
f(XCIN)	XCIN clock input or	scillation frequency	$2.2 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	70	kHz
-	System clock	OCD2 = 0	$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	20	MHz
		XIN clock selected	$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0	-	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
			$\begin{array}{l} \mbox{FRA01 = 1} \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{3.0 V} \le Vcc \le 5.5 \ V \end{array}$	-	-	20	MHz
			$\begin{array}{l} \mbox{FRA01} = 1 \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{2.7 V} \le Vcc \le 5.5 \ V \end{array}$	-	-	10	MHz
			$\begin{array}{l} \mbox{FRA01} = 1 \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{2.2 V} \leq Vcc \leq 5.5 V \end{array}$	-	_	5	MHz

NOTES:

1. Vcc = 2.2 to 5.5 V at Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

Cumbal	Parameter	Conditions		Unit		
Symbol	Faranieter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾	R8C/26 Group	100 ⁽³⁾	-	-	times
		R8C/27 Group	1,000 ⁽³⁾	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until		-	-	97 + CPU clock	μs
	suspend				× 6 cycles	
-	Interval from erase start/restart until		650	-	-	μs
	following suspend request					
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		_	-	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		2.2	-	5.5	V
_	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	_	year

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics
-----------	---

NOTES: 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60° C, unless otherwise specified.

2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.



Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	-	300	μS
Vccmin	MCU operating voltage minimum value		2.2	-	-	V

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μs

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.







Symbol	Parameter		Standard		
	Falallelei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	200	-	ns	
tW(CKH)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1



Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.21External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	INTi input "H" width	250(1)	-	ns	
tw(INL)	INTi input "L" width	250 ⁽²⁾	-	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Table 5.29Electrical Characteristics (6) [Vcc = 2.2 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
			Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	-	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	_	mA
	mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	-	mA	
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	100	230	μΑ
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1		100	230	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	25	_	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	22	60	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1		20	55	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.0	_	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	1.8	_	μA
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μA
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μA

Symbol	Parameter		Conditions		Standard			
			Conditions	Min.	Тур.	Max.		
tsucyc	SSCK clock cycle time			4	-	_	tCYC ⁽²⁾	
tнı	SSCK clock "H" width	1		0.4	-	0.6	tsucyc	
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising	Master		-	-	1	tCYC ⁽²⁾	
	time	Slave		-	-	1	μS	
tFALL	SSCK clock falling time	Master		-	-	1	tCYC ⁽²⁾	
		Slave		-		1	μS	
ts∪	SSO, SSI data input	setup time		100	-	_	ns	
tн	SSO, SSI data input	hold time		1	-	-	tCYC ⁽²⁾	
t LEAD	SCS setup time	Slave		1tcyc + 50	1		ns	
tlag	SCS hold time	Slave		1tcyc + 50	_	-	ns	
top	SSO, SSI data output	t delay time		-	-	1	tCYC ⁽²⁾	
tSA	SSI slave access time			-	_	1.5tcyc + 100	ns	
tor	SSI slave out open time			-	-	1.5tcyc + 100	ns	

Table 5.45 Timing Requirements of Clock Synchronous Serial I/O with Chip Select⁽¹⁾

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified. 2. $1t_{CYC} = 1/f1(s)$





Figure 5.24 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)



Figure 5.25 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 5.46 Ti	iming Requirements	of I ² C bus Interface ⁽¹⁾
---------------	--------------------	--

Symbol	Parameter	Condition	Sta		Unit	
	Parameter	Condition	Min.	Тур.	Max.	
tSCL	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns
t SCLH	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns
tSCLL	SCL input "L" width		5tcyc + 500 ⁽²⁾	-	_	ns
tsf	SCL, SDA input fall time		-	-	300	ns
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc ⁽²⁾	ns
tbuf	SDA input bus-free time		5tcyc ⁽²⁾	-	-	ns
t STAH	Start condition input hold time		3tcyc ⁽²⁾	-	-	ns
t STAS	Retransmit start condition input setup time		3tCYC ⁽²⁾	-	-	ns
t STOP	Stop condition input setup time		3tcyc ⁽²⁾	-	-	ns
tsdas	Data input setup time		1tcyc + 20 ⁽²⁾	-	-	ns
t SDAH	Data input hold time		0	-	-	ns

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85° C (J version) / -40 to 125° C (K version), unless otherwise specified.

2. 1tcyc = 1/f1(s)



Figure 5.26 I/O Timing of I²C bus Interface

Symbol	Parameter		Condition		Standard			Unit
Symbol	Fai	i aldifietei		Condition		Тур.	Max.	Offic
Vон	Output "H" voltage	Except XOUT	Iон = -5 mA		Vcc - 2.0	-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	I	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	I	Vcc	V
Vol	Output "L" voltage	Except XOUT	IOL = 5 mA	•	_	I	2.0	V
			IoL = 200 μA		_	I	0.45	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	_	I	2.0	V
			Drive capacity LOW	IoL = 500 μA	_	I	2.0	V
VT+-VT- Hyster	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current	•	VI = 5 V, Vcc = 5V		=	_	5.0	μA
lı∟	Input "L" current		VI = 0 V, $Vcc = 5V$		-	-	-5.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5V		30	50	167	kΩ
Rfxin	Feedback resistance	XIN			-	1.0	-	MΩ
VRAM	RAM hold voltage		During stop mode		2.0	-	-	V

Table 5.47 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), f(XIN) = 20 MHz, unless otherwise specified.

Symbol	Parameter		Condition		S	Unit		
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except XOUT	Іон = -1 mA		Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	Except XOUT	lo∟ = 1 mA	•	-	-	0.5	V
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	IoL = 50 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0,CLK1, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3V		_	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3V		_	-	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3V		66	160	500	kΩ
Rfxin	Feedback resistance	XIN			-	3.0	-	MΩ
VRAM	RAM hold voltage	•	During stop mode	9	2.0	-	-	V

Table 5.53 Electrical Characteristics (3) [Vcc = 3 V]

NOTE:

1. Vcc = 2.7 to 3.3 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.



Table 5.54Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol				Min. Typ. Ma	Max.	Unit	
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		6	_	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	-	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	9	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8		2	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μΑ
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μΑ
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μA
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	3.8	_	μA

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.

