



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21275snfp-x6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

1.6 Pin Functions

Table 1.5 lists Pin Functions.

Table 1.5Pin Functions

Туре	Symbol	I/O Type	Description			
Power supply input	VCC, VSS	I	Apply 2.2 to 5.5 V (J, K version are 2.7 to 5.5 V) to the VCC pin. Apply 0 V to the VSS pin.			
Analog power supply input	AVCC, AVSS	I	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.			
Reset input	RESET	I	Input "L" on this pin resets the MCU.			
MODE	MODE	I	Connect this pin to VCC via a resistor.			
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an external clock input it to the			
XIN clock output	XOUT	0				
XCIN clock input (N, D version)	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT			
XCIN clock output (N, D version)	XCOUT	0	pins. To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.			
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins			
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins			
Timer RA	TRAO	0	Timer RA output pin			
	TRAIO	I/O	Timer RA I/O pin			
Timer RB	TRBO	0	Timer RB output pin			
Timer RC	TRCCLK	I	External clock input pin			
	TRCTRG	I	External trigger input pin			
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Sharing output-compare output / input-capture input / PWM / PWM2 output pins			
Timer RE	TREO	0	Timer RE output pin			
Serial interface	CLK0, CLK1	I/O	Clock I/O pin			
	RXD0, RXD1	I	Receive data input pin			
	TXD0, TXD1	0	Transmit data output pin			
I ² C bus interface	SCL	I/O	Clock I/O pin			
	SDA	I/O	Data I/O pin			
Clock synchronous	SSI	I/O	Data I/O pin			
serial I/O with chip	SCS	I/O	Chip-select signal I/O pin			
select	SSCK	I/O	Clock I/O pin			
	SSO	I/O	Data I/O pin			
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter			
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter			
I/O port	P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5, P5_3, P5_4	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P1_0 to P1_7 also function as LED drive ports (N, D version).			
Input port	P4_2, P4_6, P4_7	I	Input-only ports			

I: Input O: Output I/O: Input and output

			I/O Pin Functions for of Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	l ² C bus Interface	A/D Converter
1		P3_5		(TRCIOD) ⁽¹⁾		SSCK	SCL	
2		P3_7		TRAO	RXD1/ (TXD1) ^(1, 3)	SSO		
3	RESET							
4	XOUT/XCOUT ⁽²⁾	P4_7						
5	VSS/AVSS							
6	XIN/XCIN ⁽²⁾	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0		(RXD1) ^(1, 3)			
10		P1_7	INT1	TRAIO				
11		P3_6	(INT1) ⁽¹⁾		(TXD1)/ (RXD1) ^(1, 3)			
12		P3_1		TRBO				
13		P5_4		TRCIOD				
14		P5_3		TRCIOC				
15		P1_6			CLK0	(SSI) ⁽¹⁾		
16		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO)				AN11
19		P1_2	KI2	TRCIOB				AN10
20	VRFF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG				AN9
22		P1_0	KI0					AN8
23		P3_3	INT3	TRCCLK		SSI		
24		P3_4		(TRCIOC) ⁽¹⁾		SCS	SDA	
25		P0_7						AN0
26		P0_6						AN1
27		P0_5			CLK1			AN2
28		P0_4		TREO				AN3
29		P0_3						AN4
30		P0_2						AN5
31		P0_1						AN6
32		P0_0			(TXD1) ^(1, 3)			AN7

 Table 1.6
 Pin Name Information by Pin Number

NOTES:

1. This can be assigned to the pin in parentheses by a program.

2. XCIN, XCOUT can be used only for N or D version.

3. For the combination of using pins TXD1 and RXD1, refer to **Figure 15.7 Registers PINSR1 and PMR** of Hardware Manual (REJ09B0278).

5. Electrical Characteristics

5.1 N, D Version

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

Symbol		Parameter	Conditions		Standard		Unit
Symbol		arameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.2	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Vih	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	_	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	-	-80	mA
IOH(peak)	Peak output "H"	Except P1_0 to P1_7		-	-	-10	mA
	current	P1_0 to P1_7		-	-	-40	mA
IOH(avg)	Average output	Except P1_0 to P1_7		-	-	-5	mA
	"H" current	P1_0 to P1_7		-	-	-20	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L"	Except P1_0 to P1_7		-	-	10	mA
	currents	P1_0 to P1_7		-	-	40	mA
IOL(avg)	Average output	Except P1_0 to P1_7		-	_	5	mA
	"L" current	P1_0 to P1_7		-	-	20	mA
f(XIN)	XIN clock input osc	illation frequency	$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	20	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
			$2.2~V \leq Vcc < 2.7~V$	0	-	5	MHz
f(XCIN)	XCIN clock input or	scillation frequency	$2.2 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	70	kHz
-	System clock	OCD2 = 0	$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	20	MHz
		XIN clock selected	$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0	-	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
			$\begin{array}{l} \mbox{FRA01 = 1} \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{3.0 V} \le Vcc \le 5.5 \ V \end{array}$	-	-	20	MHz
			$\begin{array}{l} \mbox{FRA01} = 1 \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{2.7 V} \le Vcc \le 5.5 \ V \end{array}$	-	-	10	MHz
			$\begin{array}{l} \mbox{FRA01} = 1 \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{2.2 V} \leq Vcc \leq 5.5 V \end{array}$	-	_	5	MHz

NOTES:

1. Vcc = 2.2 to 5.5 V at Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

Cumphiel	Deremeter		Conditions	Standard			11.2
Symbol		Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Resolution		Vref = AVCC	-	-	10	Bits
_	Absolute	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μs
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μs
Vref	Reference voltag	e		2.2	-	AVcc	V
VIA	Analog input volta	age ⁽²⁾		0	-	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVcc = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	Vref = AVcc = 2.7 to 5.5 V	1	-	10	MHz
		Without sample and hold	Vref = AVcc = 2.2 to 5.5 V	0.25	-	5	MHz
		With sample and hold	Vref = AVcc = 2.2 to 5.5 V	1	-	5	MHz

Table 5.3 A/D Converter Characteristics

NOTES:

1. AVcc = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 5.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Cumbal	Parameter	Conditions		Unit		
Symbol	Faranieter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾	R8C/26 Group	100 ⁽³⁾	-	-	times
		R8C/27 Group	1,000 ⁽³⁾	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until		-	-	97 + CPU clock	μs
	suspend				× 6 cycles	
-	Interval from erase start/restart until		650	-	-	μs
	following suspend request					
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		_	-	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		2.2	-	5.5	V
_	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	_	year

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics
-----------	---

NOTES: 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60° C, unless otherwise specified.


2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.







	Table 5.14	Timing Requirements of I ² C bus Interface ⁽¹⁾	
--	------------	--	--

Symbol	Parameter	Condition	Sta	Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	
tSCL	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns
t SCLH	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns
tSCLL	SCL input "L" width		5tcyc + 500 ⁽²⁾	-	-	ns
tsf	SCL, SDA input fall time		-	-	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	-	1tcyc ⁽²⁾	ns
tbuf	SDA input bus-free time		5tcyc ⁽²⁾	-	-	ns
t STAH	Start condition input hold time		3tcyc ⁽²⁾	-	-	ns
t STAS	Retransmit start condition input setup time		3tCYC ⁽²⁾	-	-	ns
t STOP	Stop condition input setup time		3tCYC ⁽²⁾	_	-	ns
tSDAS	Data input setup time		1tcyc + 20 ⁽²⁾	-	-	ns
t SDAH	Data input hold time		0	_	-	ns

NOTES:

1. Vcc = 2.2 to 5.5 V, Vss = 0 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)





Symbol	Parameter		Standard		
Symbol	Farameter	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	300	-	ns	
tw(CKH)	CLKi input "H" width	150	-	ns	
tw(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1






Table 5.27 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	INTi input "H" width	380(1)	-	ns	
tw(INL)	INTi input "L" width	380(2)	-	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.15 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

5.2 J, K Version

Table 5.34	Absolute	Maximum	Ratings
------------	----------	---------	---------

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-40 °C \leq Topr \leq 85 °C	300	mW
		85 °C \leq Topr \leq 125 °C	125	mW
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.35 Recommended Operating Conditions

Cumple al	Der		Conditions		Unit		
Symbol	Para	ameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Viн	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	-	-60	mA
IOH(peak)	Peak output "H" current			-	-	-10	mA
IOH(avg)	Average output "H" current			-	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	60	mA
IOL(peak)	Peak output "L" currents			-	-	10	mA
IOL(avg)	Average output "L" current			-	_	5	mA
f(XIN)	XIN clock input os	cillation frequency	$3.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ (other than K version)	0	-	20	MHz
			$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ (K version)	0	-	16	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
-	System clock	OCD2 = 0 XIN clock selected	3.0 V \leq Vcc \leq 5.5 V (other than K version)	0	-	20	MHz
			$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ (K version)	0	-	16	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected (other than K version)	_	_	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected	-	-	10	MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.



Symbol		Parameter	Conditions	Standard			Unit
Symbol		Farameter	Conditions	Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVCC	-	-	10	Bits
-	Absolute	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	_	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	_	40	kΩ
tconv	Conversion time	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	_	-	μS
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	_	-	μS
Vref	Reference voltag	e		2.7	_	AVcc	V
Via	Analog input voltage ⁽²⁾			0	-	AVcc	V
-	A/D operating	Without sample and hold		0.25	_	10	MHz
	clock frequency	With sample and hold		1	_	10	MHz

Table 5.36 A/D Converter Characteristics

NOTES:

1. AVcc = 2.7 to 5.5 V at T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.





Figure 5.20 Ports P0, P1, and P3 to P5 Timing Measurement Circuit






Figure 5.25 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Symbol	Do	rameter	Conditio	2	Standard			Unit
Symbol	Fai	ameter	Condition		Min.	Typ. Max		Unit
Vон	Output "H" voltage	Except XOUT	Iон = -5 mA		Vcc - 2.0	-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	-	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	-	Vcc	V
Vol	Output "L" voltage	Except XOUT	IOL = 5 mA	•	-	-	2.0	V
			IoL = 200 μA		-	-	0.45	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	-	2.0	V
			Drive capacity LOW	IoL = 500 μA	-	-	2.0	V
Vt+-Vt-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current		VI = 5 V, Vcc = 5V		_	-	5.0	μA
lı∟	Input "L" current		VI = 0 V, $Vcc = 5V$		-	-	-5.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5V		30	50	167	kΩ
Rfxin	Feedback resistance	XIN			-	1.0	-	MΩ
VRAM	RAM hold voltage	•	During stop mode		2.0	-	-	V

Table 5.47 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), f(XIN) = 20 MHz, unless otherwise specified.

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.49XIN Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XIN)	XIN input cycle time		-	ns	
twh(xin)	XIN input "H" width	25	-	ns	
twl(XIN)	XIN input "L" width	25	-	ns	




Figure 5.27 XIN Input Timing Diagram when Vcc = 5 V

Table 5.50 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	40	-	ns	
twl(traio)	TRAIO input "L" width	40	-	ns	




Figure 5.28 TRAIO Input Timing Diagram when Vcc = 5 V

Symbol	Parameter	Sta	Standard		
	Faianelei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	300	-	ns	
tw(CKH)	CLKi input "H" width	150	-	ns	
tW(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time		-	ns	
tsu(D-C)	RXDi input setup time	70	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1






Table 5.58 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Stan	Unit	
Symbol	Symbol		Max.	Unit
tw(INH)	INTi input "H" width	380(1)	-	ns
tw(INL)	INTi input "L" width	380(2)	1	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.





Figure 5.34 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



REVISION HISTORY

R8C/26 Group, R8C/27 Group Datasheet

	D (Description
Rev.	Date	Page	Summary
0.10	Nov 14, 2005	_	First edition issued
0.20	Feb 06, 2006	2, 3	Table 1.1 Functions and Specifications for R8C/26Group and Table 1.2Functions and Specifications for R8C/27 Group;Minimum instruction execution time and Supply voltage revised
		9	Table 1.6 Pin Name Information by Pin Number; "XOUT" \rightarrow "XOUT/XCOUT" and "XIN" \rightarrow "XIN/XCIN" revised
		18	Table 4.4 SFR Information (4); 00FEh: "DRR" \rightarrow "P1DRR" revised
		19	 Table 4.5 SFR Information (5); -0119h: "Timer RE Minute Data Register / Compare Register" →
		22 to 45	5. Electrical Characteristics added
1.00	Nov 08, 2006	All pages	"Preliminary" deleted
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 revised
		5	Table 1.3 revised
		6	Table 1.4 revised
		7	Figure 1.4 revised
		9	Table 1.6 revised
		15	Table 4.1; • 001Ch: "00h" \rightarrow "00h, 1000000b" revised • 000Fh: "000XXXXXb" \rightarrow "00X11111b" revised • 0029h: "High-Speed On-Chip Oscillator Control Register 4, FRA4, When shipping" added • 002Bh: "High-Speed On-Chip Oscillator Control Register 6, FRA6, When shipping" added • 0032h: "00h, 0100000b" \rightarrow "00h, 0010000b" revised • 0038h: "00001000b, 01001001b" \rightarrow "0000X000b, 0100X001b" revised • NOTE3 and 4 revised; NOTE6 added
		18	Table 4.4; • 00E0h, 00E1h, 00E5h, 00E8h, 00E9h: "XXh" → "00h" revised • 00FDh: "XX00000000b" → "00h" revised
		22	Table 5.2 revised
		23	Figure 5.1 title revised
		24	Table 5.4 revised
		25	Table 5.5 revised
		26	Figure 5.2 title revised and Table 5.7 NOTE4 added

REVISION HISTORY

R8C/26 Group, R8C/27 Group Datasheet

Davi	D /	Description	
Rev.	Date	Page	Summary
1.00	Nov 08, 2006	27	Table 5.9, Figure 5.3 revised and Table 5.10 deleted
		28	Table 5.10, Table 5.11 revised
		34	Table 5.15 revised
		35	Table 5.16 revised
		36	Table 5.17 revised
		39	Table 5.22 revised
		40	Table 5.23 revised
		44	Table 5.29 revised
		47	Package Dimensions; "Diagrams showing the latestwebsite." added
1.10	Nov 29, 2006	All pages	"J, K version" added
		1	1 "J and K versions are under developmentnotice." added 1.1 revised
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 NOTE3 added
		5	Table 1.3, Figure 1.2 revised
		6	Table 1.4, Figure 1.3 revised
		7	Figure 1.4 NOTE3 added
		8	Table 1.5 revised
		9	Table 1.6 NOTE2 added
		13	Figure 3.1 revised
		14	Figure 3.2 revised
		15	Table 4.1; "0000h to 003Fh" → "0000h to 002Fh" revised • NOTE3 added
		16	Table 4.2; "0040h to 007Fh" \rightarrow "0030h to 007Fh" revised • 0032h, 0036h: "After reset" is revised • 0038h: NOTE revised • NOTES 2, 5, 6 revised and NOTE 7, 8 added
		19	Table 4.5 NOTE2 added
		28	Table 5.10 revised
		48 to 66	5.2 J, K Version added
1.20	Jan 17, 2007	18	Table 4.4 NOTE2 added
1.30	May 25, 2007	2	Table 1.1 revised
		3	Table 1.2 revised
		5	Table 1.3 revised
		6	Figure 1.2 revised
		7	Table 1.4 revised
		8	Figure 1.3 revised
		9	Figure 1.4 NOTE4 added
		15	Figure 3.1 part number revised