Welcome to <u>E-XFL.COM</u>

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21275syfp-x6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3 **Block Diagram**

Figure 1.1 shows a Block Diagram.




Figure 1.1 **Block Diagram**



1.4 **Product Information**

Table 1.3 lists the Product Information for R8C/26 Group and Table 1.4 lists the Product Information for R8C/27 Group.

Part No.ROM CapacityRAM CapacityPackage TypeRemarkR5F21262SNFP8 Kbytes512 bytesPLQP0032GB-AN versionR5F21264SNFP16 Kbytes1 KbytePLQP0032GB-AN versionR5F21265SNFP24 Kbytes1.5 KbytesPLQP0032GB-AN versionR5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AD versionR5F21264SDFP8 Kbytes512 bytesPLQP0032GB-AD versionR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AD versionR5F21266SDFP24 Kbytes1.5 KbytesPLQP0032GB-AD versionR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AD versionR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AJ versionR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AJ versionR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AJ versionR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AK version	
R5F21262SNFP8 Kbytes512 bytesPLQP0032GB-AN versionR5F21264SNFP16 Kbytes1 KbytePLQP0032GB-ANR5F21265SNFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	٢S
R5F21265SNFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1 KbytePLQP0032GB-A	
R5F21266SNFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21264JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21262SDFP8 Kbytes512 bytesPLQP0032GB-AD versionR5F21264SDFP16 Kbytes1 KbytePLQP0032GB-APLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21264SDFP16 Kbytes1 KbytePLQP0032GB-AR5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21265SDFP24 Kbytes1.5 KbytesPLQP0032GB-AR5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21266SDFP32 Kbytes1.5 KbytesPLQP0032GB-AR5F21264JFP16 Kbytes1 KbytePLQP0032GB-AR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21264JFP16 Kbytes1 KbytePLQP0032GB-AJ versionR5F21266JFP32 Kbytes1.5 KbytesPLQP0032GB-A	
R5F21266JFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21264KFP 16 Kbytes 1 Kbyte PLOP0032GB-A K version	
R5F21266KFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21262SNXXXFP 8 Kbytes 512 bytes PLQP0032GB-A N version Fac	ctory
R5F21264SNXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A prog	gramming
R5F21265SNXXXFP 24 Kbytes 1.5 Kbytes PLQP0032GB-A prod	duct ⁽¹⁾
R5F21266SNXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21262SDXXXFP 8 Kbytes 512 bytes PLQP0032GB-A D version	
R5F21264SDXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A	
R5F21265SDXXXFP 24 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21266SDXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21264JXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A J version	
R5F21266JXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	
R5F21264KXXXFP 16 Kbytes 1 Kbyte PLQP0032GB-A K version	
R5F21266KXXXFP 32 Kbytes 1.5 Kbytes PLQP0032GB-A	

Product Information for R8C/26 Group Table 1.3

NOTE:

1. The user ROM is programmed before shipment.



1.6 Pin Functions

Table 1.5 lists Pin Functions.

Table 1.5Pin Functions

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 2.2 to 5.5 V (J, K version are 2.7 to 5.5 V) to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an external clock, input it to the
XIN clock output	XOUT	0	XIN pin and leave the XOUT pin open.
XCIN clock input (N, D version)	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output (N, D version)	XCOUT	0	pins. To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAO	0	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Sharing output-compare output / input-capture input / PWM / PWM2 output pins
Timer RE	TREO	0	Timer RE output pin
Serial interface	CLK0, CLK1	I/O	Clock I/O pin
	RXD0, RXD1	I	Receive data input pin
	TXD0, TXD1	0	Transmit data output pin
I ² C bus interface	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
Clock synchronous	SSI	I/O	Data I/O pin
serial I/O with chip	SCS	I/O	Chip-select signal I/O pin
select	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
I/O port	P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5, P5_3, P5_4	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P1_0 to P1_7 also function as LED drive ports (N, D version).
Input port	P4_2, P4_6, P4_7	I	Input-only ports

I: Input O: Output I/O: Input and output

3.2 R8C/27 Group

Figure 3.2 is a Memory Map of R8C/27 Group. The R8C/27 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/27 Group

Table 4.2SFR Information (2)⁽¹⁾

Address	Register	Symbol	After reset
0030h	-		
0031h	Voltage Detection Register 1 (2)	VCA1	00001000b
0032h	Voltage Detection Register 2 ⁽²⁾	VCA2	 N, D version 00h⁽³⁾ 00100000b⁽⁴⁾ J, K version 00h⁽⁷⁾ 0100000b⁽⁸⁾
0033h			01000000000
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register (5)	VW1C	N, D version 00001000b J, K version 0000X000b ⁽⁷⁾ 0100X001b ⁽⁸⁾
0037h	Voltage Monitor 2 Circuit Control Register (5)	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register ⁽⁶⁾	VW0C	0000X000b ⁽³⁾ 0100X001b ⁽⁴⁾
0039h			
003Fh			
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh 0050h	SSU/IIC bus Interrupt Control Register ⁽⁹⁾	SSUIC/IICIC	XXXXX000b
0050h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0051h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0052h	UART1 Transmit Interrupt Control Register	SITIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	SIRIC	XXXXX000b
0055h		51116	XXXXX0000D
0055h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0050h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INTIIC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			

006Fh 0070h

0060h

007Fh

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect this register.

3. The LVD0ON bit in the OFS register is set to 1 and hardware reset.

4. Power-on reset, voltage monitor 0 reset or the LVD0ON bit in the OFS register is set to 0, and hardware reset.

5. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect b2 and b3.

6. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.

(J, K version) These regions are reserved. Do not access locations in these regions.

7. The LVD1ON bit in the OFS register is set to 1 and hardware reset.

8. Power-on reset, voltage monitor 1 reset, or the LVD1ON bit in the OFS register is set to 0 and hardware reset.

9. Selected by the IICSEL bit in the PMR register.



Address	Register	Symbol	After reset
0180h	Register	Symbol	Allel Tesel
0180h			
0181h			
0182h			
0183h			
0185h			
0185h			
01801 0187h			
0187h			
0188h			
0189h			
018An			
018Dh			
018Dh			
018Eh			
018Eh			
018111 0190h			
01901 0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h			
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	0000001b
01B8h			
01B9h		1	
01BAh			
01BBh			
01BCh			
01BDh			
01001			
()1KEn			
01BEh 01BFh			

Table 4.7SFR Information (7)⁽¹⁾

FFFFh Option Function Select Register

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.



OFS

(Note 2)

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	$\label{eq:VCC} \begin{array}{l} \mbox{Vcc} = 4.75 \mbox{ to } 5.25 \mbox{ V} \\ \mbox{0}^{\circ}\mbox{C} \leq \mbox{Topr} \leq 60^{\circ}\mbox{C}^{(2)} \end{array}$	39.2	40	40.8 41.2 41.6 42 42.4 44.8 46 40.8 40.8	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 3.0 \ to \ 5.5 \ V \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)} \end{array}$	38.8	40	41.2	MHz
		$V_{CC} = 3.0 \text{ to } 5.5 \text{ V}$ -40°C \leq Topr \leq 85°C ⁽²⁾	38.4	40	41.6	MHz
		Vcc = 2.7 to 5.5 V -20°C \leq Topr \leq 85°C ⁽²⁾	38	40	42	MHz
		Vcc = 2.7 to 5.5 V -40°C ≤ Topr ≤ 85°C ⁽²⁾	37.6	40	42.4	MHz
		$V_{CC} = 2.2 \text{ to } 5.5 \text{ V}$ -20°C \leq Topr \leq 85°C ⁽³⁾	35.2	40	44.8	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 2.2 \ to \ 5.5 \ V \\ -40^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(3)} \end{array}$	34	40	46	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 5.0 \ V \pm 10\% \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)} \end{array}$	38.8	40	40.8	MHz
		$Vcc = 5.0 V \pm 10\%$ -40°C ≤ Topr ≤ 85°C ⁽²⁾	38.4	40	40.8	MHz
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	-	36.864	-	MHz
	correction value in FRA7 register is written to FRA1 register ⁽⁴⁾	$V_{CC} = 3.0 \text{ to } 5.5 \text{ V}$ -20°C \leq Topr \leq 85°C	-3%	-	3%	%
-	Value in FRA1 register after reset		08h ⁽³⁾	-	F7h ⁽³⁾	-
-	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	-	MHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μΑ

Table 5.10	High-speed On-Chip Oscillator Circuit Electrical Characteristics
------------	--

NOTES:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. These standard values show when the FRA1 register value after reset is assumed.

3. These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.

4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

	Parameter	Condition		Standard	Unit	
Symbol	-,	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	15	-	μA

NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.12 Power Supply Circuit Timing Characteristics

Svmbol) Time for internal power supply stabilization during power-on ⁽²⁾	Condition	:	Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Offic
td(P-R)			1	-	2000	μs
td(R-S)	STOP exit time ⁽³⁾		-	_	150	μS


NOTES:


1. The measurement condition is Vcc = 2.2 to 5.5 V and T_{opr} = 25°C.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.







Symbol	Parameter		Condition		Standard			Unit
Symbol	Fala	ameter	Condition		Min.	Typ. Max.		Unit
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	Юн = -1 mA		Vcc - 0.5	_	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Іон = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	_	Vcc	V
VoL Outpu	Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA		-	_	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IOL = 5 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	-	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	_	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3 V		_	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3	V	-	_	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3	V	66	160	500	kΩ
Rfxin	Feedback resistance	XIN			-	3.0	_	MΩ
Rfxcin	Feedback resistance	XCIN			_	18	_	MΩ
Vram	RAM hold voltage		During stop mode	9	1.8	-	-	V

NOTE:

1. Vcc = 2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.23Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Doromotor	Parameter Condition		Standard			Unit
Symbol			Condition		Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open.	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	-	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	9	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	130	300	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	30	_	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.8	_	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.0		μA
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μΑ
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μA

Symbol	Parameter	Sta	Standard	
Symbol	Farameter	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	300	-	ns
tw(CKH)	CLKi input "H" width	150	-	ns
tw(CKL)	CLKi Input "L" width	150	-	ns
td(C-Q)	TXDi output delay time	-	80	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time		-	ns
th(C-D)	RXDi input hold time 90 –			

i = 0 or 1






Table 5.27 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Standard		Unit
Symbol	Falantelei	Min.	Max.	Onit
tw(INH)	INTi input "H" width	380(1)	-	ns
tw(INL)	INTi input "L" width	380(2)	1	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.15 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Sympol	Parameter	Conditions		Stand	ard	Unit	
Symbol	Faranielei	Conditions	Min.	Тур.	Max.		
_	Program/erase endurance ⁽²⁾	R8C/26 Group	100 ⁽³⁾	-	-	times	
		R8C/27 Group	1,000 ⁽³⁾	-	-	times	
-	Byte program time		-	50	400	μS	
-	Block erase time		-	0.4	9	S	
td(SR-SUS)	Time delay from suspend request until		-	-	97 + CPU clock	μS	
	suspend				× 6 cycles		
_	Interval from erase start/restart until following suspend request		650	-	_	μS	
-	Interval from program start/restart until following suspend request		0	-	-	ns	
-	Time from suspend until program/erase restart		-	_	3 + CPU clock × 4 cycles	μS	
-	Program, erase voltage		2.7	_	5.5	V	
-	Read voltage		2.7	-	5.5	V	
-	Program, erase temperature		0	-	60	°C	
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	_	year	

Table 5.37 Flash Memory (Program ROM) Electrical Characteristics

NOTES: 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.21 Time delay until Suspend

Table 5.39 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard		Unit	
Symbol	Faianielei	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level ^(2, 4)		2.70	2.85	3.0	V
td(Vdet1-A)	Voltage monitor 1 reset generation time ⁽⁵⁾		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS
Vccmin	MCU operating voltage minimum value		2.70	_	_	V

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version).

2. Hold Vdet2 > Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

4. This parameter shows the voltage detection level when the power supply drops.

- The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- 5. Time until the voltage monitor 1 reset is generated after the voltage passes Vdet1 when Vcc falls. When using the digital filter, its sampling time is added to td(Vdet1-A). When using the voltage monitor 1 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet1 when the power supply falls.

Table 5.40 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard		Unit	
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level ⁽²⁾		3.3	3.6	3.9	V
td(Vdet2-A)	Voltage monitor 2 reset/interrupt request generation time ^(3, 5)		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾			-	100	μS


NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).

2. Hold Vdet2 > Vdet1.

3. Time until the voltage monitor 2 reset/interrupt request is generated after the voltage passes Vdet2.

- 4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
- 5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.






Figure 5.25 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 5.48Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

	1			01		
Parameter		Condition	Min.		Max.	Unit
Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	10	17	mA
output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	9	15	mA
		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6	l	mA
	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5	-	mA	
		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	mA
		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	1	mA
	High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz No division	-	10	15	mA
mode XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	4	_	mA		
		High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz	_	5.5	10	mA
		XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	-	mA
Low-speed XIN clock off on-chip High-speed on-chip oscillator off oscillator Divide-by-8, FMR47 = 1	_	130	300	μΑ		
	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μA
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	60	μA
	Stop mode	XIN clock off, Topr = 25° C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.8	3.0	μA
		XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.2	_	μA
		XIN clock off, Top = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	_	4.0	-	μΑ
	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open,	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are VssHigh-speed clock modeHigh-speed on-chip oscillator modeHigh-speed on-chip oscillator modeLow-speed on-chip oscillator modeWait mode	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator off Low-speed on-chip oscillator on 10CO = 20 MHz (J version) Low-speed on-chip oscillator on 10CO = 20 MHz (J version) Low-speed on-chip oscillator on 10CO = 20 MHz (J version) Low-speed on-chip oscillator on 10CO = 20 MHz (J version) Low-speed on-chip oscillator on 10CO = 10 MHz Low-speed on-chip oscillator on 125 kHz Ni clock off High-speed on-chip oscillator on = 125 kHz Ni clock off High-speed on-chip oscillator	Parameter Condition Min. Power supply current (VCc = 3.3 to 5.5 V) Single-chip mode, output pins are vss High-speed lock mode XIN = 20 MHz (square wave) High-speed on-chip oscillator of Low-speed on-chip oscillator of Lock Hz Dide-by-8	Parameter Condition Min. Typ. Power supply current (VCc a 3, 316 5 V) Single-chip mode, output pins are vss KIN = 20 MHz (square wave) High-speed on-chip ocalilator on 125 kHz No division - 9 Output pins are vss Figh-speed on-chip ocalilator on 125 kHz No division - 9 XIN = 20 MHz (square wave) High-speed on-chip ocalilator on 125 kHz No division - 6 XIN = 20 MHz (square wave) High-speed on-chip ocalilator on 125 kHz No division - 6 XIN = 20 MHz (square wave) High-speed on-chip ocalilator on 125 kHz Divide-by-8 - 4 XIN = 20 MHz (square wave) High-speed on-chip ocalilator on 125 kHz Divide-by-8 - 2.5 XIN = 20 MHz (square wave) High-speed on-chip ocalilator on 125 kHz Divide-by-8 - 2.5 XIN = 20 MHz (square wave) High-speed on-chip ocalilator on 125 kHz Divide-by-8 - 4 XIN = 20 MHz (square wave) High-speed on-chip ocalilator on 126 kHz Divide-by-8 - 2.5 XIN = 20 MHz (square wave) High-speed on-chip ocalilator on 126 kHz Divide-by-8 - 4 XIN = 10 MHz (square wave) High-speed on-chip ocalilator on 126 kHz Divide-by-8 - 4 XIN = 10 MHz (square wave) High-speed on-chip ocalilator on 126 kHz Divide-by-8 - <td>Power supply current (Vcc = 3.3 to 5.5 V) Single-chip model output pins are open, other pins are Vss XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator off Low (J version) Low-speed on-chip oscillator off Low (J version) Low-speed on-chip oscillator off Low-speed on-chip oscillator mode Image Low Low-speed on-chip oscillator off Low Low-speed on-chip oscillator off Low (J version) Low-speed on-chip oscillator off Low Low-speed on-chip oscillator off Low L</td>	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip model output pins are open, other pins are Vss XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator off Low (J version) Low-speed on-chip oscillator off Low (J version) Low-speed on-chip oscillator off Low-speed on-chip oscillator mode Image Low Low-speed on-chip oscillator off Low Low-speed on-chip oscillator off Low (J version) Low-speed on-chip oscillator off Low Low-speed on-chip oscillator off Low L

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.49XIN Input

Symbol	Parameter	Stan	Unit	
Symbol	Faldineter	Min.	Max.	Unit
tc(XIN)	XIN input cycle time	50	-	ns
twh(xin)	XIN input "H" width	25	-	ns
twl(XIN)	XIN input "L" width	-	ns	




Figure 5.27 XIN Input Timing Diagram when Vcc = 5 V

Table 5.50 TRAIO Input

Symbol	Parameter	Standard		Unit
	Falantelei	Min.	Max.	Onit
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width	40	-	ns
twl(traio)	TRAIO input "L" width	40	-	ns





Figure 5.28 TRAIO Input Timing Diagram when Vcc = 5 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



REVISION HISTORY

R8C/26 Group, R8C/27 Group Datasheet

Rev.	Date		Description
Rev.	Dale	Page	Summary
1.30	May 25, 2007	16	Figure 3.2 part number revised
		30	Table 5.10 revised
		53	Table 5.39 NOTE4 added
		55	Table 5.42 revised
1.40a	Jun 14, 2007	5, 7	Table 1.3 and Table 1.4 revised
2.00	Mar 01, 2008	1, 49	1.1, 5.2 "J and K versions are" deleted
		5, 7	Table 1.3, Table 1.4 revised
		11	Table 1.6 NOTE3 added
		15, 16	Figure 3.1, Figure 3.2; "Expanded area" deleted
		17	Table 4.1 "002Ch" added
		18	Table 4.2 "0036h"; J, K version "0100X000b" → "0100X001b"
		24, 49	Table 5.2, Table 5.35; NOTE2 revised
		30	Table 5.10 revised, NOTE4 added
2.10	Sep 26, 2008	_	"RENESAS TECHNICAL UP DATE" reflected: TN-16C-A172A/E
		26, 51	Table 5.4, Table 5.37 NOTE2, NOTE4 revised
		27, 52	Table 5.5, Table 5.38 NOTE2, NOTE5 revised
		53	Table 5.39 Parameter: Voltage monitor 1 reset generation time added NOTE5 added
			Table 5.40 revised
		54	Table 5.41 revised Figure 5.22 revised

All trademarks and registered trademarks are the property of their respective owners.