



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Active  |
|---|
| R8C   |
| 16-Bit  |
| 20MHz   |
| I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART                                  |
| LED, POR, Voltage Detect, WDT   |
| 25  |
| 32KB (32K x 8)  |
| FLASH   |
| 2K x 8  |
| 1.5K x 8  |
| 2.7V ~ 5.5V   |
| A/D 12x10b  |
| Internal  |
| -40°C ~ 85°C (TA)   |
| Surface Mount   |
| 32-LQFP   |
| 32-LQFP (7x7)   |
| https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21276jfp-u0 |
|   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



Figure 1.2 Part Number, Memory Size, and Package of R8C/26 Group



### 1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).



Figure 1.4 Pin Assignments (Top View)

|               |                           |      | I/O Pin Functions for of Peripheral Modules |                         |                                     |  |                                   |                  |
|---------------|---------------------------|------|---|-------------------------|-------------------------------------|--|-----------------------------------|------------------|
| Pin<br>Number | Control Pin               | Port | Interrupt                                   | Timer                   | Serial<br>Interface                 | Clock<br>Synchronous<br>Serial I/O with<br>Chip Select | l <sup>2</sup> C bus<br>Interface | A/D<br>Converter |
| 1             |                           | P3_5 |   | (TRCIOD) <sup>(1)</sup> |                                     | SSCK   | SCL                               |                  |
| 2             |                           | P3_7 |   | TRAO                    | RXD1/<br>(TXD1) <sup>(1, 3)</sup>   | SSO  |                                   |                  |
| 3             | RESET                     |      |   |                         |                                     |  |                                   |                  |
| 4             | XOUT/XCOUT <sup>(2)</sup> | P4_7 |   |                         |                                     |  |                                   |                  |
| 5             | VSS/AVSS                  |      |   |                         |                                     |  |                                   |                  |
| 6             | XIN/XCIN <sup>(2)</sup>   | P4_6 |   |                         |                                     |  |                                   |                  |
| 7             | VCC/AVCC                  |      |   |                         |                                     |  |                                   |                  |
| 8             | MODE                      |      |   |                         |                                     |  |                                   |                  |
| 9             |                           | P4_5 | INT0  |                         | (RXD1) <sup>(1, 3)</sup>            |  |                                   |                  |
| 10            |                           | P1_7 | INT1  | TRAIO                   |                                     |  |                                   |                  |
| 11            |                           | P3_6 | (INT1) <sup>(1)</sup>                       |                         | (TXD1)/<br>(RXD1) <sup>(1, 3)</sup> |  |                                   |                  |
| 12            |                           | P3_1 |   | TRBO                    |                                     |  |                                   |                  |
| 13            |                           | P5_4 |   | TRCIOD                  |                                     |  |                                   |                  |
| 14            |                           | P5_3 |   | TRCIOC                  |                                     |  |                                   |                  |
| 15            |                           | P1_6 |   |                         | CLK0                                | (SSI) <sup>(1)</sup>                                   |                                   |                  |
| 16            |                           | P1_5 | (INT1) <sup>(1)</sup>                       | (TRAIO) <sup>(1)</sup>  | RXD0                                |  |                                   |                  |
| 17            |                           | P1_4 |   |                         | TXD0                                |  |                                   |                  |
| 18            |                           | P1_3 | KI3   | (TRBO)                  |                                     |  |                                   | AN11             |
| 19            |                           | P1_2 | KI2   | TRCIOB                  |                                     |  |                                   | AN10             |
| 20            | VRFF                      | P4_2 |   |                         |                                     |  |                                   |                  |
| 21            |                           | P1_1 | KI1   | TRCIOA/<br>TRCTRG       |                                     |  |                                   | AN9              |
| 22            |                           | P1_0 | KI0   |                         |                                     |  |                                   | AN8              |
| 23            |                           | P3_3 | INT3  | TRCCLK                  |                                     | SSI  |                                   |                  |
| 24            |                           | P3_4 |   | (TRCIOC) <sup>(1)</sup> |                                     | SCS  | SDA                               |                  |
| 25            |                           | P0_7 |   |                         |                                     |  |                                   | AN0              |
| 26            |                           | P0_6 |   |                         |                                     |  |                                   | AN1              |
| 27            |                           | P0_5 |   |                         | CLK1                                |  |                                   | AN2              |
| 28            |                           | P0_4 |   | TREO                    |                                     |  |                                   | AN3              |
| 29            |                           | P0_3 |   |                         |                                     |  |                                   | AN4              |
| 30            |                           | P0_2 |   |                         |                                     |  |                                   | AN5              |
| 31            |                           | P0_1 |   |                         |                                     |  |                                   | AN6              |
| 32            |                           | P0_0 |   |                         | (TXD1) <sup>(1, 3)</sup>            |  |                                   | AN7              |

 Table 1.6
 Pin Name Information by Pin Number

NOTES:

1. This can be assigned to the pin in parentheses by a program.

2. XCIN, XCOUT can be used only for N or D version.

3. For the combination of using pins TXD1 and RXD1, refer to **Figure 15.7 Registers PINSR1 and PMR** of Hardware Manual (REJ09B0278).

#### Table 4.2SFR Information (2)<sup>(1)</sup>

| Address | Register  | Symbol      | After reset  |
|---------|---|-------------|--|
| 0030h   |   |             |  |
| 0031h   | Voltage Detection Register 1 (2)                          | VCA1        | 00001000b  |
| 0032h   | Voltage Detection Register 2 <sup>(2)</sup>               | VCA2        | <ul> <li>N, D version 00h<sup>(3)</sup></li> </ul>       |
|         |   |             | 0010000b <sup>(4)</sup>                                  |
|         |   |             | <ul> <li>J, K version 00h<sup>(7)</sup></li> </ul>       |
|         |   |             | 0100000b <sup>(8)</sup>                                  |
| 0033h   |   |             |  |
| 0034h   |   |             |  |
| 0035h   |   |             |  |
| 0036h   | Voltage Monitor 1 Circuit Control Register (5)            | VW1C        | <ul> <li>N, D version 00001000b</li> </ul>               |
|         |   |             | <ul> <li>J, K version 0000X000b<sup>(7)</sup></li> </ul> |
|         |   |             | 0100X001b <sup>(8)</sup>                                 |
| 0037h   | Voltage Monitor 2 Circuit Control Register <sup>(5)</sup> | VW2C        | 00h  |
| 0038h   | Voltage Monitor 0 Circuit Control Register <sup>(6)</sup> | VW0C        | 0000X000b <sup>(3)</sup>                                 |
|         |   |             | 0100X001b <sup>(4)</sup>                                 |
| 0039h   |   |             |  |
|         |   | •           |  |
| 003Fh   |   |             |  |
| 0040h   |   |             |  |
| 0041h   |   |             |  |
| 0042h   |   |             |  |
| 0043h   |   |             |  |
| 0044h   |   |             |  |
| 0045h   |   |             |  |
| 0046h   | Timer PC Interrupt Control Register                       | TROIC       | XXXXX000b  |
| 004711  |   | TROIC       | ^^^^0000   |
| 0048h   |   |             |  |
| 0045h   | Timer RE Interrupt Control Register                       | TREIC       | XXXXX000b  |
| 004Bh   |   |             |  |
| 004Ch   |   |             |  |
| 004Dh   | Key Input Interrupt Control Register                      | KUPIC       | XXXXX000b  |
| 004Eh   | A/D Conversion Interrupt Control Register                 | ADIC        | XXXXX000b  |
| 004Fh   | SSU/IIC bus Interrupt Control Register <sup>(9)</sup>     | SSUIC/IICIC | XXXXX000b  |
| 0050h   |   |             |  |
| 0051h   | UART0 Transmit Interrupt Control Register                 | SOTIC       | XXXXX000b  |
| 0052h   | UART0 Receive Interrupt Control Register                  | SORIC       | XXXXX000b  |
| 0053h   | UART1 Transmit Interrupt Control Register                 | S1TIC       | XXXXX000b  |
| 0054h   | UART1 Receive Interrupt Control Register                  | S1RIC       | XXXXX000b  |
| 0055h   |   |             |  |
| 0056h   | Timer RA Interrupt Control Register                       | TRAIC       | XXXXX000b  |
| 0057h   |   | TODIO       |  |
| 0058h   | Inner KB Interrupt Control Register                       |             |  |
| 0059h   |   |             |  |
| 005Rh   |   |             | 000000   |
| 00501   |   |             |  |
| 0050h   | INTO Interrupt Control Register                           |             | XX00X000b  |
| 005Fh   |   |             |  |
| 005Eh   |   |             |  |

006Fh 0070h

0060h

#### 007Fh

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect this register.

3. The LVD0ON bit in the OFS register is set to 1 and hardware reset.

4. Power-on reset, voltage monitor 0 reset or the LVD0ON bit in the OFS register is set to 0, and hardware reset.

5. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect b2 and b3.

6. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.

(J, K version) These regions are reserved. Do not access locations in these regions.

7. The LVD1ON bit in the OFS register is set to 1 and hardware reset.

8. Power-on reset, voltage monitor 1 reset, or the LVD1ON bit in the OFS register is set to 0 and hardware reset.

9. Selected by the IICSEL bit in the PMR register.



| Address | Register | Symbol | After reset |
|---------|----------|--------|-------------|
| 0140h   |          |        |             |
| 0141h   |          |        |             |
| 0142h   |          |        |             |
| 0143h   |          |        |             |
| 0144h   |          |        |             |
| 0145h   |          |        |             |
| 0146h   |          |        |             |
| 0147h   |          |        |             |
| 0148h   |          |        |             |
| 0149h   |          |        |             |
| 014Ah   |          |        |             |
| 014Bh   |          |        |             |
| 014Ch   |          |        |             |
| 014Dh   |          |        |             |
| 014Eh   |          |        |             |
| 014Fh   |          |        |             |
| 0150h   |          |        |             |
| 0151h   |          |        |             |
| 0152h   |          |        |             |
| 0153h   |          |        |             |
| 0154h   |          |        |             |
| 0155h   |          |        |             |
| 0156h   |          |        |             |
| 015/h   |          |        |             |
|         |          |        |             |
| 01590   |          |        |             |
| 015An   |          |        |             |
| 015BH   |          |        |             |
| 01501   |          |        |             |
| 015Eh   |          |        |             |
| 015Eh   |          |        |             |
| 0160h   |          |        |             |
| 0161h   |          |        |             |
| 0162h   |          |        |             |
| 0163h   |          |        |             |
| 0164h   |          |        |             |
| 0165h   |          |        |             |
| 0166h   |          |        |             |
| 0167h   |          |        |             |
| 0168h   |          |        |             |
| 0169h   |          |        |             |
| 016Ah   |          |        |             |
| 016Bh   |          |        |             |
| 016Ch   |          |        |             |
| 016Dh   |          |        |             |
| 016Eh   |          |        |             |
| 016Fh   |          |        |             |
| 0170h   |          |        |             |
| 0171h   |          |        |             |
| 0172h   |          |        |             |
| 0173h   |          |        |             |
| 0174h   |          |        |             |
| 0175h   |          |        |             |
| 01760   |          |        |             |
| 01705   |          |        |             |
| 01705   |          |        |             |
| 01705   |          |        |             |
| 01786   |          |        |             |
| 017Ch   |          |        |             |
| 017Dh   |          |        |             |
| 017Fh   |          |        |             |
| 017Eh   |          |        |             |
| V1/111  |          |        |             |

### Table 4.6SFR Information (6)<sup>(1)</sup>

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.



Figure 5.2 Time delay until Suspend

#### Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

| Symbol  | Parameter  | Condition              |      | Unit |      |       |
|---------|--|------------------------|------|------|------|-------|
| Symbol  | i didinetei  | Condition              | Min. | Тур. | Max. | Offic |
| Vdet0   | Voltage detection level  |                        | 2.2  | 2.3  | 2.4  | V     |
| -       | Voltage detection circuit self power consumption                             | VCA25 = 1, Vcc = 5.0 V | 1    | 0.9  | -    | μΑ    |
| td(E-A) | Waiting time until voltage detection circuit operation starts <sup>(2)</sup> |                        | -    | -    | 300  | μS    |
| Vccmin  | MCU operating voltage minimum value  |                        | 2.2  | -    | -    | V     |

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

#### Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

| Symbol  | Denemeter  | Condition              |      | Linit |      |      |
|---------|--|------------------------|------|-------|------|------|
| Symbol  | Palameter  | Condition              | Min. | Тур.  | Max. | Unit |
| Vdet1   | Voltage detection level <sup>(4)</sup>                                       |                        | 2.70 | 2.85  | 3.00 | V    |
| -       | Voltage monitor 1 interrupt request generation time <sup>(2)</sup>           |                        | (    | 40    | (    | μS   |
| -       | Voltage detection circuit self power consumption                             | VCA26 = 1, Vcc = 5.0 V | - 1  | 0.6   | - 1  | μΑ   |
| td(E-A) | Waiting time until voltage detection circuit operation starts <sup>(3)</sup> |                        |      |       | 100  | μS   |

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

#### Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

| Symbol  | Deremeter  | Condition              |      | Linit |      |      |
|---------|--|------------------------|------|-------|------|------|
| Symbol  | Falanielei   | Condition              | Min. | Тур.  | Max. | Onit |
| Vdet2   | Voltage detection level  |                        | 3.3  | 3.6   | 3.9  | V    |
| -       | Voltage monitor 2 interrupt request generation time <sup>(2)</sup>           |                        | -    | 40    | -    | μS   |
| -       | Voltage detection circuit self power consumption                             | VCA27 = 1, Vcc = 5.0 V | -    | 0.6   | -    | μA   |
| td(E-A) | Waiting time until voltage detection circuit operation starts <sup>(3)</sup> |                        | _    | _     | 100  | μs   |

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.





| Symbol  | Barameter              |   | Condition           |               | Standard  |      |      | Lloit |
|---------|------------------------|---|---------------------|---------------|-----------|------|------|-------|
| Symbol  | Fa                     | ameter  | Condition           |               | Min.      | Тур. | Max. | Unit  |
| Vон     | Output "H" voltage     | Except P1_0 to P1_7,  | Iон = -5 mA         |               | Vcc - 2.0 | -    | Vcc  | V     |
|         |                        | XOUT  | Іон = -200 μА       |               | Vcc - 0.5 | -    | Vcc  | V     |
|         |                        | P1_0 to P1_7  | Drive capacity HIGH | Іон = -20 mA  | Vcc - 2.0 | -    | Vcc  | V     |
|         |                        |   | Drive capacity LOW  | Iон = -5 mA   | Vcc - 2.0 | -    | Vcc  | V     |
|         |                        | XOUT  | Drive capacity HIGH | Іон = -1 mA   | Vcc - 2.0 | -    | Vcc  | V     |
|         |                        |   | Drive capacity LOW  | Іон = -500 μА | Vcc - 2.0 | -    | Vcc  | V     |
| Vol     | Output "L" voltage     | Except P1_0 to P1_7,  | IoL = 5 mA          |               | -         | -    | 2.0  | V     |
|         |                        | XOUT  | Ιοι = 200 μΑ        |               | -         | -    | 0.45 | V     |
|         |                        | P1_0 to P1_7  | Drive capacity HIGH | IoL = 20 mA   | -         | -    | 2.0  | V     |
|         |                        |   | Drive capacity LOW  | IoL = 5 mA    | -         | -    | 2.0  | V     |
|         |                        | XOUT  | Drive capacity HIGH | lo∟ = 1 mA    | -         | -    | 2.0  | V     |
|         |                        |   | Drive capacity LOW  | IoL = 500 μA  | =         | =    | 2.0  | V     |
| Vt+-Vt- | Hysteresis             | INT0, INT1, INT3,<br>KI0, KI1, KI2, KI3,<br>TRAIO, RXD0, RXD1,<br>CLK0, CLK1,<br>SSI, SCL, SDA, SSO |                     |               | 0.1       | 0.5  | _    | V     |
|         |                        | RESET   |                     |               | 0.1       | 1.0  | -    | V     |
| Ін      | Input "H" current      |   | VI = 5 V, Vcc = 5 V |               | _         | _    | 5.0  | μA    |
| lı∟     | Input "L" current      |   | VI = 0 V, Vcc = 5 V |               | -         |      | -5.0 | μA    |
| RPULLUP | Pull-up resistance     |   | VI = 0 V, Vcc = 5 V |               | 30        | 50   | 167  | kΩ    |
| Rfxin   | Feedback<br>resistance | XIN   |                     |               | -         | 1.0  | _    | MΩ    |
| Rfxcin  | Feedback<br>resistance | XCIN  |                     |               | -         | 18   | 1    | MΩ    |
| VRAM    | RAM hold voltage       |   | During stop mode    |               | 1.8       | _    | -    | V     |

| Table 5.15 | Electrical Characteristics (1 | ) [Vcc = 5 V] |
|------------|-------------------------------|---------------|
|------------|-------------------------------|---------------|

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

| Symbol  | Parameter           |   | Condition              |               | Standard  |      |      | Llnit |
|---------|---------------------|---|------------------------|---------------|-----------|------|------|-------|
| Symbol  | Fdid                | IIIelei   | Condi                  | Condition     |           | Тур. | Max. | Unit  |
| Vон     | Output "H" voltage  | Except P1_0 to P1_7, XOUT   | Iон = -1 mA            |               | Vcc - 0.5 | -    | Vcc  | V     |
|         |                     | P1_0 to P1_7  | Drive capacity<br>HIGH | Іон = -5 mA   | Vcc - 0.5 | -    | Vcc  | V     |
|         |                     |   | Drive capacity<br>LOW  | Іон = -1 mA   | Vcc - 0.5 | -    | Vcc  | V     |
|         |                     | XOUT  | Drive capacity<br>HIGH | Iон = -0.1 mA | Vcc - 0.5 | _    | Vcc  | V     |
|         |                     |   | Drive capacity<br>LOW  | Іон = -50 μА  | Vcc - 0.5 | _    | Vcc  | V     |
| Vol     | Output "L" voltage  | Except P1_0 to P1_7, XOUT   | IoL = 1 mA             |               | -         | -    | 0.5  | V     |
|         |                     | P1_0 to P1_7  | Drive capacity<br>HIGH | lo∟ = 5 mA    | -         | -    | 0.5  | V     |
|         |                     |   | Drive capacity<br>LOW  | Iol = 1 mA    | -         | _    | 0.5  | V     |
|         |                     | XOUT  | Drive capacity<br>HIGH | lo∟ = 0.1 mA  | _         |      | 0.5  | V     |
|         |                     |   | Drive capacity<br>LOW  | IoL = 50 μA   | -         | -    | 0.5  | V     |
| Vt+-Vt- | Hysteresis          | INT0, INT1, INT3,<br>KI0, KI1, KI2, KI3,<br>TRAIO, RXD0, RXD1,<br>CLK0, CLK1,<br>SSI, SCL, SDA, SSO |                        |               | 0.1       | 0.3  | _    | V     |
|         |                     | RESET   |                        |               | 0.1       | 0.4  | -    | V     |
| Ін      | Input "H" current   |   | VI = 3 V, Vcc = 3      | V             | -         | -    | 4.0  | μA    |
| lı∟     | Input "L" current   |   | VI = 0 V, Vcc = 3      | V             | -         | -    | -4.0 | μA    |
| RPULLUP | Pull-up resistance  |   | VI = 0 V, Vcc = 3      | V             | 66        | 160  | 500  | kΩ    |
| RfXIN   | Feedback resistance | XIN   |                        |               | -         | 3.0  | -    | MΩ    |
| Rfxcin  | Feedback resistance | XCIN  |                        |               | -         | 18   | -    | MΩ    |
| Vram    | RAM hold voltage    |   | During stop mode       |               | 1.8       | -    | —    | V     |

| Table 5.22 | Electrical Characteristics (3) [Vcc = 3 | (V |
|------------|---|----|
|            |   |    |

NOTE:

1. Vcc = 2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

# Table 5.23Electrical Characteristics (4) [Vcc = 3 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

| Symbol | Parameter   | Condition                                  |   |   | Standard  |  |      |     |    |
|--------|---|--|---|---|---|--|------|-----|----|
| Symbol |   |  |   |   | Тур.  | Max.   | Onin |     |    |
| Icc    | Power supply current<br>(Vcc = 2.7 to 3.3 V)<br>Single-chip mode, | High-speed<br>clock mode                   | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | _ | 6   | -  | mA   |     |    |
|        | other pins are Vss  |  | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | _ | 2   | -  | mA   |     |    |
|        |   | High-speed<br>on-chip<br>oscillator        | XIN clock off<br>High-speed on-chip oscillator on fOCO = 10 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | _ | 5   | 9  | mA   |     |    |
|        |   | mode                                       | XIN clock off<br>High-speed on-chip oscillator on fOCO = 10 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | _ | 2   | -  | mA   |     |    |
|        |   | Low-speed<br>on-chip<br>oscillator<br>mode | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8, FMR47 = 1   | - | 130   | 300  | μΑ   |     |    |
|        |   | Low-speed<br>clock mode                    | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz<br>FMR47 = 1  | - | 130   | 300  | μΑ   |     |    |
|        |   |  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz<br>Program operation on RAM<br>Flash memory off, FMSTP = 1                                    | _ | 30  | _  | μA   |     |    |
|        |   |  |   |   | Wait mode   | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1            | _    | 25  | 70 |
|        |   |  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1                 | _ | 23  | 55   | μΑ   |     |    |
|        |   |  |   |   | XIN clock off<br>High-speed on-cl<br>Low-speed on-cl<br>XCIN clock oscill<br>While a WAIT ins<br>VCA27 = VCA26<br>VCA20 = 1 | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz (high drive)<br>While a WAIT instruction is executed<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1 | -    | 3.8 | -  |
|        |   |  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz (low drive)<br>While a WAIT instruction is executed<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1 | _ | 2.0   | _  | μΑ   |     |    |
|        |   | Stop mode                                  | XIN clock off, $T_{opr} = 25^{\circ}C$<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0  | _ | 0.7   | 3.0  | μA   |     |    |
|        |   |  | XIN clock off, $T_{opr} = 85^{\circ}C$<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0  | - | 1.1   | -  | μA   |     |    |

# Table 5.29Electrical Characteristics (6) [Vcc = 2.2 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

| Symbol | Parameter   |  | Condition   |      | Standard |      |      |
|--------|---|--|---|------|----------|------|------|
| Symbol | i alametei  |  | Condition   | Min. | Тур.     | Max. | Onin |
| Icc    | Power supply current<br>(Vcc = 2.2 to 2.7 V)<br>Single-chip mode,<br>output pins are open | High-speed<br>clock mode   | XIN = 5 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | _    | 3.5      | _    | mA   |
|        | other pins are Vss  |  | XIN = 5 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | -    | 1.5      | _    | mA   |
|        |   | High-speed<br>on-chip<br>oscillator  | XIN clock off<br>High-speed on-chip oscillator on fOCO = 5 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | _    | 3.5      |      | mA   |
|        |   | mode   | XIN clock off<br>High-speed on-chip oscillator on fOCO = 5 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | -    | 1.5      | -    | mA   |
|        |   | Low-speed<br>on-chip<br>oscillator<br>mode   | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8, FMR47 = 1   | -    | 100      | 230  | μΑ   |
|        |   | Low-speed<br>clock mode  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz<br>FMR47 = 1  | -    | 100      | 230  | μΑ   |
|        |   | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz<br>Program operation on RAM<br>Flash memory off, FMSTP = 1   | -   | 25   | _        | μΑ   |      |
|        | Wait mode   | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1                      | _   | 22   | 60       | μA   |      |
|        |   |  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1 | _    | 20       | 55   | μA   |
|        |   | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = $32 \text{ kHz}$ (high drive)<br>While a WAIT instruction is executed<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1 | -   | 3.0  | _        | μΑ   |      |
|        |   | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz (low drive)<br>While a WAIT instruction is executed<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1            | -   | 1.8  | _        | μΑ   |      |
|        |   | Stop mode  | XIN clock off, $T_{opr} = 25^{\circ}C$<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0                          | -    | 0.7      | 3.0  | μΑ   |
|        |   |  | XIN clock off, $T_{opr} = 85^{\circ}C$<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0                          | -    | 1.1      | _    | μA   |

#### Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C) [Vcc = 2.2 V]

#### Table 5.30 XIN Input, XCIN Input

| Symbol    | Parameter             |     | Standard |      |  |
|-----------|-----------------------|-----|----------|------|--|
| Symbol    |                       |     | Max.     | Unit |  |
| tc(XIN)   | XIN input cycle time  | 200 | -        | ns   |  |
| twh(xin)  | XIN input "H" width   | 90  | -        | ns   |  |
| twl(XIN)  | XIN input "L" width   | 90  | -        | ns   |  |
| tc(XCIN)  | XCIN input cycle time | 14  | -        | μS   |  |
| twh(xcin) | XCIN input "H" width  | 7   | -        | μS   |  |
| twL(XCIN) | XCIN input "L" width  | 7   | -        | μS   |  |



#### Figure 5.16 XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V

#### Table 5.31 TRAIO Input

| Symbol     | Parameter              |     | Standard |       |
|------------|------------------------|-----|----------|-------|
| Symbol     |                        |     | Max.     | UTIIL |
| tc(TRAIO)  | TRAIO input cycle time | 500 | -        | ns    |
| twh(traio) | TRAIO input "H" width  | 200 | -        | ns    |
| twl(traio) | TRAIO input "L" width  | 200 | -        | ns    |



#### Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

| Symbol  |                                     | Paramatar               | Conditions                              | Standard |      |      | Linit |
|---------|-------------------------------------|-------------------------|---|----------|------|------|-------|
| Symbol  | Falametei                           |                         | Conditions                              | Min.     | Тур. | Max. | Unit  |
| —       | Resolution                          |                         | Vref = AVCC                             | -        | -    | 10   | Bits  |
| —       | Absolute                            | 10-bit mode             | $\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V | -        | -    | ±3   | LSB   |
|         | accuracy                            | 8-bit mode              | $\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V | -        | -    | ±2   | LSB   |
|         |                                     | 10-bit mode             | $\phi$ AD = 10 MHz, Vref = AVCC = 3.3 V | -        | -    | ±5   | LSB   |
|         |                                     | 8-bit mode              | $\phi$ AD = 10 MHz, Vref = AVCC = 3.3 V | -        | -    | ±2   | LSB   |
| Rladder | Resistor ladder                     |                         | Vref = AVCC                             | 10       | -    | 40   | kΩ    |
| tconv   | Conversion time                     | 10-bit mode             | $\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V | 3.3      | -    | -    | μS    |
|         |                                     | 8-bit mode              | $\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V | 2.8      | -    | -    | μS    |
| Vref    | Reference voltage                   | e                       |   | 2.7      | -    | AVcc | V     |
| Via     | Analog input voltage <sup>(2)</sup> |                         |   | 0        | -    | AVcc | V     |
| _       | A/D operating                       | Without sample and hold |   | 0.25     | -    | 10   | MHz   |
|         | clock frequency                     | With sample and hold    |   | 1        | -    | 10   | MHz   |

Table 5.36 A/D Converter Characteristics

NOTES:

1. AVcc = 2.7 to 5.5 V at  $T_{opr}$  = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Figure 5.20 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

| Symbol  | Baramatar                                      | Condition   |      | LInit |      |      |
|---------|--|---|------|-------|------|------|
| Symbol  | Falameter                                      | Condition   | Min. | Тур.  | Max. | Unit |
| fOCO40M | High-speed on-chip oscillator frequency        | Vcc = 4.75 to 5.25 V                                    | 39.2 | 40    | 40.8 | MHz  |
|         | temperature - supply voltage dependence        | $0^{\circ}C \leq T_{opr} \leq 60^{\circ}C^{(2)}$        |      |       |      |      |
|         |  | Vcc = 3.0 to 5.5 V                                      | 38.8 | 40    | 41.2 | MHz  |
|         |  | $\text{-}20^\circ C \leq T_{opr} \leq 85^\circ C^{(2)}$ |      |       |      |      |
|         |  | Vcc = 3.0 to 5.5 V                                      | 38.4 | 40    | 41.6 | MHz  |
|         |  | $-40^\circ C \leq T_{opr} \leq 85^\circ C^{(2)}$        |      |       |      |      |
|         |  | Vcc = 3.0 to 5.5 V                                      | 38   | 40    | 42   | MHz  |
|         |  | $-40^\circ C \leq T_{opr} \leq 125^\circ C^{(2)}$       |      |       |      |      |
|         |  | Vcc = 2.7 to 5.5 V                                      | 37.6 | 40    | 42.4 | MHz  |
|         |  | $-40^\circ C \leq T_{opr} \leq 125^\circ C^{(2)}$       |      |       |      |      |
| -       | Value in FRA1 register after reset             |   | 08h  | -     | F7h  | -    |
| -       | Oscillation frequency adjustment unit of high- | Adjust FRA1 register                                    | -    | +0.3  | -    | MHz  |
|         | speed on-chip oscillator                       | (value after reset) to -1                               |      |       |      |      |
| _       | Oscillation stability time                     |   | _    | 10    | 100  | μS   |
| -       | Self power consumption at oscillation          | Vcc = 5.0 V, Topr = 25°C                                | -    | 400   | -    | μA   |

Table 5.42 High-speed On-Chip Oscillator Circuit Electrical Characteristics

NOTES:

1. Vcc = 2.7 to 5.5 V, Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. These standard values show when the FRA1 register value after reset is assumed.

#### Table 5.43 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol           | Parameter                              | Condition                            |      | Lloit |      |      |
|------------------|--|--------------------------------------|------|-------|------|------|
| Symbol Parameter |  | Condition                            | Min. | Тур.  | Max. | Unit |
| fOCO-S           | Low-speed on-chip oscillator frequency |                                      | 40   | 125   | 250  | kHz  |
| -                | Oscillation stability time             |                                      | -    | 10    | 100  | μS   |
| -                | Self power consumption at oscillation  | VCC = $5.0$ V, Topr = $25^{\circ}$ C | -    | 15    | -    | μΑ   |

NOTE:

1. Vcc = 2.7 to 5.5 V, Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

#### Table 5.44 Power Supply Circuit Timing Characteristics

| Symbol           | Parameter   | Condition | :    | Linit |      |      |
|------------------|---|-----------|------|-------|------|------|
| Symbol Parameter |   | Condition | Min. | Тур.  | Max. | Onit |
| td(P-R)          | Time for internal power supply stabilization during power-on <sup>(2)</sup> |           | 1    | -     | 2000 | μs   |
| td(R-S)          | STOP exit time <sup>(3)</sup>   |           | -    | -     | 150  | μS   |

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr =  $25^{\circ}$ C.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

| Symbol        | Parameter                      |              | Conditions |            | Standard |               |                     |  |
|---------------|--------------------------------|--------------|------------|------------|----------|---------------|---------------------|--|
| Symbol        |                                |              | Conditions | Min.       | Тур.     | Max.          |                     |  |
| tsucyc        | SSCK clock cycle tim           | е            |            | 4          | -        | -             | tCYC <sup>(2)</sup> |  |
| tHI           | SSCK clock "H" width           | )            |            | 0.4        | -        | 0.6           | tsucyc              |  |
| tlo           | SSCK clock "L" width           |              |            | 0.4        | -        | 0.6           | tsucyc              |  |
| trise         | SSCK clock rising              | Master       |            | -          | -        | 1             | tCYC <sup>(2)</sup> |  |
|               | time                           | Slave        |            | -          | -        | 1             | μS                  |  |
| tFALL         | SSCK clock falling             | Master       |            | -          | -        | 1             | tCYC <sup>(2)</sup> |  |
| time          | time                           | Slave        |            | -          | -        | 1             | μS                  |  |
| ts∪           | SSO, SSI data input setup time |              |            | 100        | -        | -             | ns                  |  |
| tн            | SSO, SSI data input I          | nold time    |            | 1          | -        | -             | tCYC <sup>(2)</sup> |  |
| <b>t</b> LEAD | SCS setup time                 | Slave        |            | 1tcyc + 50 | _        | _             | ns                  |  |
| tlag          | SCS hold time                  | Slave        |            | 1tcyc + 50 | -        | _             | ns                  |  |
| tod           | SSO, SSI data output           | t delay time |            | -          | -        | 1             | tCYC <sup>(2)</sup> |  |
| tsa           | SSI slave access time          | e            |            | -          | -        | 1.5tcyc + 100 | ns                  |  |
| tOR           | SSI slave out open tir         | ne           |            | —          | _        | 1.5tcyc + 100 | ns                  |  |

#### Table 5.45 Timing Requirements of Clock Synchronous Serial I/O with Chip Select<sup>(1)</sup>

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at T<sub>opr</sub> = -40 to  $85^{\circ}$ C (J version) / -40 to  $125^{\circ}$ C (K version), unless otherwise specified. 2. 1tcvc = 1/f1(s)





Figure 5.24 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)

| Table 5.51 Serial Interface |
|-----------------------------|
|-----------------------------|

| Symbol   | Parameter              |     | Standard |      |  |
|----------|------------------------|-----|----------|------|--|
| Symbol   |                        |     | Max.     | Unit |  |
| tc(CK)   | CLKi input cycle time  | 200 | -        | ns   |  |
| tw(ckh)  | CLKi input "H" width   | 100 | -        | ns   |  |
| tW(CKL)  | CLKi input "L" width   | 100 | -        | ns   |  |
| td(C-Q)  | TXDi output delay time | -   | 50       | ns   |  |
| th(C-Q)  | TXDi hold time         | 0   | -        | ns   |  |
| tsu(D-C) | RXDi input setup time  | 50  | -        | ns   |  |
| th(C-D)  | RXDi input hold time   | 90  | _        | ns   |  |

i = 0 or 1





#### Table 5.52 External Interrupt INTi (i = 0, 1, 3) Input

| Symbol  | Parameter            |                    | Standard |      |  |
|---------|----------------------|--------------------|----------|------|--|
| Symbol  | Falanielei           | Min.               | Max.     | Unit |  |
| tw(INH) | INTi input "H" width | 250 <sup>(1)</sup> | -        | ns   |  |
| tw(INL) | INTi input "L" width | 250 <sup>(2)</sup> | _        | ns   |  |

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





|  | Table | 5.57 | Serial | Interface |
|--|-------|------|--------|-----------|
|--|-------|------|--------|-----------|

| Symbol   | Deremeter              | Standard |      | Unit |
|----------|------------------------|----------|------|------|
|          | Falameter              |          | Max. |      |
| tc(CK)   | CLKi input cycle time  | 300      | -    | ns   |
| tW(CKH)  | CLKi input "H" width   | 150      | -    | ns   |
| tW(CKL)  | CLKi Input "L" width   | 150      | -    | ns   |
| td(C-Q)  | TXDi output delay time | -        | 80   | ns   |
| th(C-Q)  | TXDi hold time         | 0        | -    | ns   |
| tsu(D-C) | RXDi input setup time  |          | -    | ns   |
| th(C-D)  | RXDi input hold time   | 90       | -    | ns   |

i = 0 or 1





#### Table 5.58 External Interrupt INTi (i = 0, 1, 3) Input

| Symbol  | Parameter            | Standard |      | Linit |
|---------|----------------------|----------|------|-------|
|         |                      | Min.     | Max. | Onit  |
| tw(INH) | INTi input "H" width | 380(1)   | -    | ns    |
| tw(INL) | INTi input "L" width | 380(2)   | -    | ns    |

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.



Figure 5.34 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

## **REVISION HISTORY**

## R8C/26 Group, R8C/27 Group Datasheet

| Rev. | Date         | Description |  |  |
|------|--------------|-------------|--|--|
|      |              | Page        | Summary  |  |
| 0.10 | Nov 14, 2005 | -           | First edition issued   |  |
| 0.20 | Feb 06, 2006 | 2, 3        | Table 1.1 Functions and Specifications for R8C/26Group and Table 1.2Functions and Specifications for R8C/27 Group;Minimum instruction execution time and Supply voltage revised  |  |
|      |              | 9           | Table 1.6 Pin Name Information by Pin Number;<br>"XOUT" $\rightarrow$ "XOUT/XCOUT" and "XIN" $\rightarrow$ "XIN/XCIN" revised  |  |
|      |              | 18          | Table 4.4 SFR Information (4);<br>00FEh: "DRR" $\rightarrow$ "P1DRR" revised   |  |
|      |              | 19          | <ul> <li>Table 4.5 SFR Information (5);</li> <li>-0119h: "Timer RE Minute Data Register / Compare Register" →     "Timer RE Minute Data Register / Compare Data Register"</li> <li>-011Ah: "Timer RE Time Data Register" →     "Timer RE Hour Data Register"</li> <li>-011Bh: "Timer RE Day Data Register" →     "Timer RE Day of Week Data Register" revised</li> </ul>   |  |
|      |              | 22 to 45    | 5. Electrical Characteristics added  |  |
| 1.00 | Nov 08, 2006 | All pages   | "Preliminary" deleted  |  |
|      |              | 2           | Table 1.1 revised  |  |
|      |              | 3           | Table 1.2 revised  |  |
|      |              | 4           | Figure 1.1 revised   |  |
|      |              | 5           | Table 1.3 revised  |  |
|      |              | 6           | Table 1.4 revised  |  |
|      |              | 7           | Figure 1.4 revised   |  |
|      |              | 9           | Table 1.6 revised  |  |
|      |              | 15          | Table 4.1;<br>• 001Ch: "00h" $\rightarrow$ "00h, 1000000b" revised<br>• 000Fh: "000XXXXXb" $\rightarrow$ "00X11111b" revised<br>• 0029h: "High-Speed On-Chip Oscillator Control Register 4, FRA4,<br>When shipping" added<br>• 002Bh: "High-Speed On-Chip Oscillator Control Register 6, FRA6,<br>When shipping" added<br>• 0032h: "00h, 0100000b" $\rightarrow$ "00h, 0010000b" revised<br>• 0038h: "00001000b, 01001001b" $\rightarrow$ "0000X000b, 0100X001b" revised<br>• NOTE3 and 4 revised; NOTE6 added |  |
|      |              | 18          | Table 4.4;<br>• 00E0h, 00E1h, 00E5h, 00E8h, 00E9h: "XXh" → "00h" revised<br>• 00FDh: "XX00000000b" → "00h" revised   |  |
|      |              | 22          | Table 5.2 revised  |  |
|      |              | 23          | Figure 5.1 title revised   |  |
|      |              | 24          | Table 5.4 revised  |  |
|      |              | 25          | Table 5.5 revised  |  |
|      |              | 26          | Figure 5.2 title revised and Table 5.7 NOTE4 added   |  |