

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I²C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21276syfp-x6">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21276syfp-x6</a>

## 1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C CPU core, and are packaged in a 32-pin molded-plastic LQFP. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Furthermore, the R8C/27 Group has on-chip data flash (1 KB × 2 blocks).

The difference between the R8C/26 Group and R8C/27 Group is only the presence or absence of data flash. Their peripheral functions are the same.

### 1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer products, automotive, etc.

**Table 1.2 Functions and Specifications for R8C/27 Group**

Item		Specification
CPU	Number of fundamental instructions	89 instructions
	Minimum instruction execution time	50 ns ( $f(XIN) = 20$ MHz, VCC = 3.0 to 5.5 V) (other than K version) 62.5 ns ( $f(XIN) = 16$ MHz, VCC = 3.0 to 5.5 V) (K version) 100 ns ( $f(XIN) = 10$ MHz, VCC = 2.7 to 5.5 V) 200 ns ( $f(XIN) = 5$ MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
Peripheral Functions	Memory capacity	Refer to <b>Table 1.4 Product Information of R8C/27 Group</b>
	Ports	I/O ports: 25 pins, Input port: 3 pins
	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel Timer RB: 8 bits × 1 channel (Each timer equipped with 8-bit prescaler) Timer RC: 16 bits × 1 channel (Input capture and output compare circuits) Timer RE: With real-time clock and compare match function (For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1) Clock synchronous serial I/O, UART
	Clock synchronous serial interface	1 channel I <sup>2</sup> C bus Interface <sup>(1)</sup> Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits × 1 channel (with prescaler) Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources, Software: 4 sources, Priority levels: 7 levels
	Clock generation circuits	3 circuits • XIN clock generation circuit (with on-chip feedback resistor) • On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has a frequency adjustment function • XCIN clock generation circuit (32 kHz) (N, D version) • Real-time clock (timer RE) (N, D version)
	Oscillation-stopped detector	XIN clock oscillation stop detection function
	Voltage detection circuit	On-chip
	Power-on reset circuit	On-chip
Electrical Characteristics	Supply voltage	VCC = 3.0 to 5.5 V ( $f(XIN) = 20$ MHz) (other than K version) VCC = 3.0 to 5.5 V ( $f(XIN) = 16$ MHz) (K version) VCC = 2.7 to 5.5 V ( $f(XIN) = 10$ MHz) VCC = 2.2 to 5.5 V ( $f(XIN) = 5$ MHz) (N, D version)
	Current consumption (N, D version)	Typ. 10 mA (VCC = 5.0 V, $f(XIN) = 20$ MHz) Typ. 6 mA (VCC = 3.0 V, $f(XIN) = 10$ MHz) Typ. 2.0 $\mu$ A (VCC = 3.0 V, wait mode ( $f(XCIN) = 32$ kHz)) Typ. 0.7 $\mu$ A (VCC = 3.0 V, stop mode)
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V
	Programming and erasure endurance	10,000 times (data flash) 1,000 times (program ROM)
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D, J version) <sup>(2)</sup> , -40 to 125°C (K version) <sup>(2)</sup>
Package		32-pin molded-plastic LQFP

## NOTES:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D, K version if D, K version functions are to be used.

## 1.4 Product Information


Table 1.3 lists the Product Information for R8C/26 Group and Table 1.4 lists the Product Information for R8C/27 Group.

**Table 1.3 Product Information for R8C/26 Group** **Current of Sep. 2008**

Part No.	ROM Capacity	RAM Capacity	Package Type	Remarks	
R5F21262SNFP	8 Kbytes	512 bytes	PLQP0032GB-A	N version	
R5F21264SNFP	16 Kbytes	1 Kbyte	PLQP0032GB-A		
R5F21265SNFP	24 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21266SNFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21262SDFP	8 Kbytes	512 bytes	PLQP0032GB-A	D version	
R5F21264SDFP	16 Kbytes	1 Kbyte	PLQP0032GB-A		
R5F21265SDFP	24 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21266SDFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21264JFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	J version	
R5F21266JFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21264KFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	K version	
R5F21266KFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21262SNXXXFP	8 Kbytes	512 bytes	PLQP0032GB-A	N version	Factory programming product <sup>(1)</sup>
R5F21264SNXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A		
R5F21265SNXXXFP	24 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21266SNXXXFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21262SDXXXFP	8 Kbytes	512 bytes	PLQP0032GB-A	D version	
R5F21264SDXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A		
R5F21265SDXXXFP	24 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21266SDXXXFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21264JXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	J version	
R5F21266JXXXFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21264KXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	K version	
R5F21266KXXXFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		

NOTE:

1. The user ROM is programmed before shipment.



**Figure 1.2 Part Number, Memory Size, and Package of R8C/26 Group**

**Table 1.4 Product Information for R8C/27 Group****Current of Sep. 2008**

Part No.	ROM Capacity		RAM Capacity	Package Type	Remarks	
	Program ROM	Data flash				
R5F21272SNFP	8 Kbytes	1 Kbyte × 2	512 bytes	PLQP0032GB-A	N version	
R5F21274SNFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A		
R5F21275SNFP	24 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21276SNFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21272SDFP	8 Kbytes	1 Kbyte × 2	512 bytes	PLQP0032GB-A	D version	
R5F21274SDFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A		
R5F21275SDFP	24 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21276SDFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21274JFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	J version	
R5F21276JFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21274KFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	K version	
R5F21276KFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21272SNXXXFP	8 Kbytes	1 Kbyte × 2	512 bytes	PLQP0032GB-A	N version	Factory programming product <sup>(1)</sup>
R5F21274SNXXXFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A		
R5F21275SNXXXFP	24 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21276SNXXXFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21272SDXXXFP	8 Kbytes	1 Kbyte × 2	512 bytes	PLQP0032GB-A	D version	
R5F21274SDXXXFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A		
R5F21275SDXXXFP	24 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21276SDXXXFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21274JXXXFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	J version	
R5F21276JXXXFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		
R5F21274KXXXFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	K version	
R5F21276KXXXFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A		

## NOTE:

1. The user ROM is programmed before shipment.

### 3.2 R8C/27 Group

Figure 3.2 is a Memory Map of R8C/27 Group. The R8C/27 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/27 Group

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

**Table 4.1 SFR Information (1)(1)**

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	Xxh
000Eh	Watchdog Timer Start Register	WDTS	Xxh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b <sup>(2)</sup>
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4 <sup>(3)</sup>	FRA4	When shipping
002Ah			
002Bh	High-Speed On-Chip Oscillator Control Register 6 <sup>(3)</sup>	FRA6	When shipping
002Ch	High-Speed On-Chip Oscillator Control Register 7 <sup>(3)</sup>	FRA7	When shipping
002Dh			
002Eh			
002Fh			

X: Undefined

NOTES:


1. The blank regions are reserved. Do not access locations in these regions.
2. The CSPROINI bit in the OFS register is set to 0.
3. In J, K version these regions are reserved. Do not access locations in these regions.

**Table 5.3 A/D Converter Characteristics**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	V <sub>ref</sub> = AVCC	-	-	10	Bits
-	Absolute accuracy	10-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVCC = 5.0 V	-	-	±3 LSB
		8-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVCC = 5.0 V	-	-	±2 LSB
		10-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVCC = 3.3 V	-	-	±5 LSB
		8-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVCC = 3.3 V	-	-	±2 LSB
		10-bit mode	φAD = 5 MHz, V <sub>ref</sub> = AVCC = 2.2 V	-	-	±5 LSB
		8-bit mode	φAD = 5 MHz, V <sub>ref</sub> = AVCC = 2.2 V	-	-	±2 LSB
Rladder	Resistor ladder	V <sub>ref</sub> = AVCC	10	-	40	kΩ
t <sub>conv</sub>	Conversion time	10-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVCC = 5.0 V	3.3	-	- μs
		8-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVCC = 5.0 V	2.8	-	- μs
V <sub>ref</sub>	Reference voltage			2.2	-	AVCC V
V <sub>IA</sub>	Analog input voltage <sup>(2)</sup>			0	-	AVCC V
-	A/D operating clock frequency	Without sample and hold	V <sub>ref</sub> = AVCC = 2.7 to 5.5 V	0.25	-	10 MHz
		With sample and hold	V <sub>ref</sub> = AVCC = 2.7 to 5.5 V	1	-	10 MHz
		Without sample and hold	V <sub>ref</sub> = AVCC = 2.2 to 5.5 V	0.25	-	5 MHz
		With sample and hold	V <sub>ref</sub> = AVCC = 2.2 to 5.5 V	1	-	5 MHz

## NOTES:

1. AVCC = 2.2 to 5.5 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.


**Figure 5.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit**

**Table 5.14 Timing Requirements of I<sup>2</sup>C bus Interface<sup>(1)</sup>**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
tsCL	SCL input cycle time		12tCyc + 600 <sup>(2)</sup>	—	—	ns
tsCLH	SCL input "H" width		3tCyc + 300 <sup>(2)</sup>	—	—	ns
tsCLL	SCL input "L" width		5tCyc + 500 <sup>(2)</sup>	—	—	ns
tsf	SCL, SDA input fall time		—	—	300	ns
tSP	SCL, SDA input spike pulse rejection time		—	—	1tCyc <sup>(2)</sup>	ns
tBUF	SDA input bus-free time		5tCyc <sup>(2)</sup>	—	—	ns
tSTAH	Start condition input hold time		3tCyc <sup>(2)</sup>	—	—	ns
tSTAS	Retransmit start condition input setup time		3tCyc <sup>(2)</sup>	—	—	ns
tSTOP	Stop condition input setup time		3tCyc <sup>(2)</sup>	—	—	ns
tSDAS	Data input setup time		1tCyc + 20 <sup>(2)</sup>	—	—	ns
tSDAH	Data input hold time		0	—	—	ns

## NOTES:

1. V<sub>CC</sub> = 2.2 to 5.5 V, V<sub>SS</sub> = 0 V and T<sub>OPR</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1tCyc = 1/f<sub>1</sub>(s)



## NOTES:

1. Start condition
2. Stop condition
3. Retransmit start condition

**Figure 5.7 I/O Timing of I<sup>2</sup>C bus Interface**

**Table 5.15 Electrical Characteristics (1) [Vcc = 5 V]**


Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
VOH	Output "H" voltage Except P1_0 to P1_7, XOUT	IOH = -5 mA	Vcc - 2.0	-	Vcc	V	
		IOH = -200 µA	Vcc - 0.5	-	Vcc	V	
	P1_0 to P1_7	Drive capacity HIGH   IOH = -20 mA	Vcc - 2.0	-	Vcc	V	
		Drive capacity LOW   IOH = -5 mA	Vcc - 2.0	-	Vcc	V	
	XOUT	Drive capacity HIGH   IOH = -1 mA	Vcc - 2.0	-	Vcc	V	
		Drive capacity LOW   IOH = -500 µA	Vcc - 2.0	-	Vcc	V	
		IOL = 5 mA	-	-	2.0	V	
		IOL = 200 µA	-	-	0.45	V	
VOL	Output "L" voltage Except P1_0 to P1_7, XOUT	Drive capacity HIGH   IOL = 20 mA	-	-	2.0	V	
		Drive capacity LOW   IOL = 5 mA	-	-	2.0	V	
		Drive capacity HIGH   IOL = 1 mA	-	-	2.0	V	
		Drive capacity LOW   IOL = 500 µA	-	-	2.0	V	
	VT+VT-	Hysteresis  INT0, INT1, INT3, K10, K11, K12, K13, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO  RESET		0.1	0.5	-	V
I <sub>IH</sub>	Input "H" current		VI = 5 V, Vcc = 5 V	-	-	5.0	µA
I <sub>IL</sub>	Input "L" current		VI = 0 V, Vcc = 5 V	-	-	-5.0	µA
R <sub>PULLUP</sub>	Pull-up resistance		VI = 0 V, Vcc = 5 V	30	50	167	kΩ
R <sub>RXIN</sub>	Feedback resistance	XIN		-	1.0	-	MΩ
R <sub>RXCIN</sub>	Feedback resistance	XCIN		-	18	-	MΩ
V <sub>RAM</sub>	RAM hold voltage		During stop mode	1.8	-	-	V

NOTE:


1. Vcc = 4.2 to 5.5 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

**Timing Requirements**(Unless Otherwise Specified:  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{OPR} = 25^\circ\text{C}$ ) [ $V_{CC} = 5\text{ V}$ ]**Table 5.18 XIN Input, XCIN Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(XIN)$	XIN input cycle time	50	—	ns
$t_{WH}(XIN)$	XIN input "H" width	25	—	ns
$t_{WL}(XIN)$	XIN input "L" width	25	—	ns
$t_C(XCIN)$	XCIN input cycle time	14	—	$\mu\text{s}$
$t_{WH}(XCIN)$	XCIN input "H" width	7	—	$\mu\text{s}$
$t_{WL}(XCIN)$	XCIN input "L" width	7	—	$\mu\text{s}$

**Figure 5.8 XIN Input and XCIN Input Timing Diagram when  $V_{CC} = 5\text{ V}$** **Table 5.19 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(TRAIO)$	TRAIO input cycle time	100	—	ns
$t_{WH}(TRAIO)$	TRAIO input "H" width	40	—	ns
$t_{WL}(TRAIO)$	TRAIO input "L" width	40	—	ns


**Figure 5.9 TRAIO Input Timing Diagram when  $V_{CC} = 5\text{ V}$**

**Table 5.23 Electrical Characteristics (4) [Vcc = 3 V]**  
**(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	6	— mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2	— mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	—	5	9 mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2	— mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	—	130	300 $\mu$ A
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	—	130	300 $\mu$ A
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	—	30	— $\mu$ A
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	25	70 $\mu$ A
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	23	55 $\mu$ A
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	3.8	— $\mu$ A
		Stop mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	2.0	— $\mu$ A
			XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	0.7	3.0 $\mu$ A
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	1.1	— $\mu$ A

**Table 5.26 Serial Interface**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	300	—	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width	150	—	ns
$t_{w(CKL)}$	CLK <i>i</i> Input "L" width	150	—	ns
$t_{d(C-Q)}$	TX <i>D</i> <i>i</i> output delay time	—	80	ns
$t_{h(C-Q)}$	TX <i>D</i> <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RX <i>D</i> <i>i</i> input setup time	70	—	ns
$t_{h(C-D)}$	RX <i>D</i> <i>i</i> input hold time	90	—	ns

*i* = 0 or 1**Figure 5.14 Serial Interface Timing Diagram when  $V_{cc} = 3$  V****Table 5.27 External Interrupt  $\overline{INT}_i$  ( $i = 0, 1, 3$ ) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INT}_i$ input "H" width	380 <sup>(1)</sup>	—	ns
$t_{w(INL)}$	$\overline{INT}_i$ input "L" width	380 <sup>(2)</sup>	—	ns

## NOTES:

- When selecting the digital filter by the  $\overline{INT}_i$  input filter select bit, use an  $\overline{INT}_i$  input HIGH width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the  $\overline{INT}_i$  input filter select bit, use an  $\overline{INT}_i$  input LOW width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.

**Figure 5.15 External Interrupt  $\overline{INT}_i$  Input Timing Diagram when  $V_{cc} = 3$  V**

## 5.2 J, K Version

**Table 5.34 Absolute Maximum Ratings**

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-40 °C ≤ Topr ≤ 85 °C 85 °C ≤ Topr ≤ 125 °C	300 125	mW
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

**Table 5.35 Recommended Operating Conditions**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
Vcc/AVcc	Supply voltage		2.7	—	5.5	V
Vss/AVss	Supply voltage		—	0	—	V
ViH	Input "H" voltage		0.8 Vcc	—	Vcc	V
ViL	Input "L" voltage		0	—	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)	—	—	-60	mA
IOH(peak)	Peak output "H" current		—	—	-10	mA
IOH(avg)	Average output "H" current		—	—	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)	—	—	60	mA
IOL(peak)	Peak output "L" currents		—	—	10	mA
IOL(avg)	Average output "L" current		—	—	5	mA
f(XIN)	XIN clock input oscillation frequency		3.0 V ≤ Vcc ≤ 5.5 V (other than K version)	0	—	20 MHz
			3.0 V ≤ Vcc ≤ 5.5 V (K version)	0	—	16 MHz
			2.7 V ≤ Vcc < 3.0 V	0	—	10 MHz
—	System clock	OCD2 = 0 XIN clock selected	3.0 V ≤ Vcc ≤ 5.5 V (other than K version)	0	—	20 MHz
		3.0 V ≤ Vcc ≤ 5.5 V (K version)	0	—	16 MHz	
		2.7 V ≤ Vcc < 3.0 V	0	—	10 MHz	
	OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	—	125	—	kHz
		FRA01 = 1 High-speed on-chip oscillator clock selected (other than K version)	—	—	20	MHz
		FRA01 = 1 High-speed on-chip oscillator clock selected	—	—	10	MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.




Figure 5.23 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)






Figure 5.24 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)

**Timing Requirements**(Unless Otherwise Specified:  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{OPR} = 25^\circ\text{C}$ ) [ $V_{CC} = 5\text{ V}$ ]**Table 5.49 XIN Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(XIN)$	XIN input cycle time	50	—	ns
$t_{WH}(XIN)$	XIN input "H" width	25	—	ns
$t_{WL}(XIN)$	XIN input "L" width	25	—	ns

**Figure 5.27 XIN Input Timing Diagram when  $V_{CC} = 5\text{ V}$** **Table 5.50 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(TRAIO)$	TRAIO input cycle time	100	—	ns
$t_{WH}(TRAIO)$	TRAIO input "H" width	40	—	ns
$t_{WL}(TRAIO)$	TRAIO input "L" width	40	—	ns

**Figure 5.28 TRAIO Input Timing Diagram when  $V_{CC} = 5\text{ V}$**

**Table 5.53 Electrical Characteristics (3) [Vcc = 3 V]**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
VOH	Output "H" voltage	Except XOUT	I <sub>OH</sub> = -1 mA	Vcc - 0.5	—	Vcc
		XOUT	Drive capacity HIGH I <sub>OH</sub> = -0.1 mA	Vcc - 0.5	—	Vcc
			Drive capacity LOW I <sub>OH</sub> = -50 µA	Vcc - 0.5	—	Vcc
VOL	Output "L" voltage	Except XOUT	I <sub>OL</sub> = 1 mA	—	—	0.5
		XOUT	Drive capacity HIGH I <sub>OL</sub> = 0.1 mA	—	—	0.5
			Drive capacity LOW I <sub>OL</sub> = 50 µA	—	—	0.5
VT+VT-	Hysteresis	INT0, INT1, INT3, K10, K11, K12, K13, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO		0.1	0.3	—
		RESET		0.1	0.4	—
I <sub>IH</sub>	Input "H" current		V <sub>I</sub> = 3 V, V <sub>CC</sub> = 3V	—	—	4.0
I <sub>IL</sub>	Input "L" current		V <sub>I</sub> = 0 V, V <sub>CC</sub> = 3V	—	—	-4.0
R <sub>PULLUP</sub>	Pull-up resistance		V <sub>I</sub> = 0 V, V <sub>CC</sub> = 3V	66	160	500
R <sub>XIN</sub>	Feedback resistance	XIN		—	3.0	—
V <sub>RAM</sub>	RAM hold voltage		During stop mode	2.0	—	—

## NOTE:

1. V<sub>CC</sub> = 2.7 to 3.3 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.

**Table 5.54 Electrical Characteristics (4) [Vcc = 3 V]**  
**(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	6	—	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2	—	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	—	5	9	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2	—	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	—	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	25	70	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	23	55	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	0.7	3.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	1.1	—	μA
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	3.8	—	μA

## Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Technology website.

