

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2 0 0 0 0 0	
Product Status	Discontinued at Digi-Key
Core Processor	C166
Core Size	16-Bit
Speed	33MHz
Connectivity	CANbus, EBI/EMI, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	111
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-BQFP
Supplier Device Package	P-MQFP-144-8
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/c167crl33mhakxqla1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



C167CR C167SR

Table of Contents

Table of Contents

Table of Contents	3
Summary of Features	4
General Device Information Introduction Introduction Introduction Pin Configuration and Definition for P-MQFP-144-8 8 Pin Configuration and Definition for P-BGA-176-2 1	7 8
Functional Description26Memory Organization27External Bus Controller28Central Processing Unit (CPU)30Interrupt System32Capture/Compare (CAPCOM) Units36PWM Module38General Purpose Timer (GPT) Unit39A/D Converter42Serial Channels43CAN-Module44Watchdog Timer44Parallel Ports44Oscillator Watchdog44Instruction Set Summary50Special Function Registers Overview50	78026892344567
Electrical Parameters58General Parameters58DC Parameters60Analog/Digital Converter Parameters64AC Parameters66Definition of Internal Timing66External Clock Drive XTAL170Testing Waveforms72External Bus Timing72Package Outlines88	8 0 4 6 0 1 2
	Summary of Features General Device Information Introduction Pin Configuration and Definition for P-MQFP-144-8 Pin Configuration and Definition for P-BGA-176-2 1 Functional Description 2 Memory Organization 2 External Bus Controller 2 Central Processing Unit (CPU) 3 Interrupt System 3 Capture/Compare (CAPCOM) Units 3 PWM Module 3 General Purpose Timer (GPT) Unit 3 A/D Converter 4 Serial Channels 4 CAN-Module 4 Watchdog Timer 4 Parallel Ports 4 Oscillator Watchdog 44 Instruction Set Summary 4 Special Function Registers Overview 55 General Parameters 56 DC Parameters 56 Definition of Internal Timing 66 Actor Internal Timing 66 Definition of Internal Timing 67 Definition of Internal Timing 70 External Clock Drive XTAL1 70



2 General Device Information

2.1 Introduction

The C167CR derivatives are high performance derivatives of the Infineon C166 Family of full featured single-chip CMOS microcontrollers. They combine high CPU performance (up to 16.5 million instructions per second) with high peripheral functionality and enhanced IO-capabilities. They also provide clock generation via PLL and various on-chip memory modules such as program ROM, internal RAM, and extension RAM.




Figure 1 Logic Symbol



Table 2	Pin	Definit	tions and Functions P-MQFP-144-8				
Symbol	Pin	Input	Function				
	No.	Outp.					
P6		IO	Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. Port 6 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 6 is selectable (TTL or special). The Port 6 pins also serve for alternate functions:				
P6.0	1	0	CS0 Chip Select 0 Output				
P6.1	2	0	CS1 Chip Select 1 Output				
P6.2	3	0	CS2 Chip Select 2 Output				
P6.3	4	0	CS3 Chip Select 3 Output				
P6.4	5	0	CS4 Chip Select 4 Output				
P6.5	6	I	HOLD External Master Hold Request Input				
P6.6	7	I/O	HLDA Hold Acknowledge Output (master mode) or				
			Input (slave mode)				
P6.7	8	0	BREQ Bus Request Output				
P8		IO	Port 8 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. Port 8 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or special). The following Port 8 pins also serve for alternate functions:				
P8.0	9	I/O	CC16IO CAPCOM2: CC16 Capture Inp./Compare Outp.				
P8.1	10	1/O	CC17IO CAPCOM2: CC17 Capture Inp./Compare Outp.				
P8.2	11	1/O	CC18IO CAPCOM2: CC18 Capture Inp./Compare Outp.				
P8.3	12	1/0	CC19IO CAPCOM2: CC19 Capture Inp./Compare Outp.				
P8.4	13	1/0	CC20IO CAPCOM2: CC20 Capture Inp./Compare Outp.				
P8.5	14	1/0	CC21IO CAPCOM2: CC21 Capture Inp./Compare Outp.				
P8.6 P8.7	15 16	I/O I/O	CC22IOCAPCOM2: CC22 Capture Inp./Compare Outp.CC23IOCAPCOM2: CC23 Capture Inp./Compare Outp.				



Table 2	Pin Definitions and Functions P-MQFP-144-8 (cont'd)						
Symbol	Pin No.	Input Outp.	Function				
PORT0 P0L.0-7	100- 107	IO	PORT0 consists of the two 8-bit bidirectional I/O ports P0L and P0H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver				
P0H.0-7	108, 111- 117		is put into high-impedance state. In case of an external bus configuration, PORT0 serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes.				
			Demultiplexed bus modes: 8-bit data bus: P0H = I/O, P0L = D7 - D0 16-bit data bus: P0H = D15 - D8, P0L = D7 - D0 Multiplexed bus modes: 8-bit data bus: P0H = A15 - A8, P0L = AD7 - AD0 16-bit data bus: P0H = AD15 - AD8, P0L = AD7 - AD0				
PORT1 P1L.0-7 P1H.0-7	118- 125 128- 135	IO	PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed				
P1H.4 P1H.5 P1H.6 P1H.7	132 133 134 135	 	bus mode. The following PORT1 pins also serve for alternate functions: CC24IO CAPCOM2: CC24 Capture Input CC25IO CAPCOM2: CC25 Capture Input CC26IO CAPCOM2: CC26 Capture Input CC27IO CAPCOM2: CC27 Capture Input				
XTAL2 XTAL1	137 138	O I	 XTAL2: Output of the oscillator amplifier circuit. XTAL1: Input to the oscillator amplifier and input to the internal clock generator To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed. 				



Table 3	3 Pin Definitions and Functions P-BGA-176-2 (cont'd)					
Symbol	Pin Num.	Input Outp.	Function			
P8		IO	Port 8 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. Port 8 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or special). The following Port 8 pins also serve for alternate functions:			
P8.0	B10	I/O	CC16IO CAPCOM2: CC16 Capture Inp./Compare Outp.			
P8.1	A10	1/0	CC17IO CAPCOM2: CC17 Capture Inp./Compare Outp.			
P8.2	D9	1/0	CC18IO CAPCOM2: CC18 Capture Inp./Compare Outp.			
P8.3 P8.4	C9 B9	1/O 1/O	CC19IO CAPCOM2: CC19 Capture Inp./Compare Outp. CC20IO CAPCOM2: CC20 Capture Inp./Compare Outp.			
P8.5	A9	1/0	CC21IO CAPCOM2: CC21 Capture Inp./Compare Outp.			
P8.6	D8	1/0	CC22IO CAPCOM2: CC22 Capture Inp./Compare Outp.			
P8.7	C8	I/O	CC23IO CAPCOM2: CC23 Capture Inp./Compare Outp.			
P6.0 P6.1 P6.2 P6.3 P6.4 P6.5	A13 B12 D10 C11 A12 B11		Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. Port 6 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 6 is selectable (TTL or special).The Port 6 pins also serve for alternate functions:CS0Chip Select 0 OutputCS2Chip Select 1 OutputCS3Chip Select 3 OutputCS4Chip Select 4 OutputHOLDExternal Master Hold Request Input			
P6.6	C10	I/O	HLDA Hold Acknowledge Output (master mode) or			
			Input (slave mode)			
P6.7	A11	0	BREQ Bus Request Output			
<u>NMI</u>	C14	1	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the C167CR to go into power down mode. If NMI is high, when PWRDN is executed, the part will continue to run in normal mode. If not used, pin NMI should be pulled high externally.			



Table 3Pin Definitions and Functions P-BGA-176-2 (cont'd)

Symbol	Pin	Input	Function				
	Num.	Outp.					
ĒĀ	M9	I	External Access Enable pin. A low level at this pin during and after Reset forces the C167CR to begin instruction execution out of external memory. A high level forces execution out of the internal program memory. "ROMIess" versions must have this pin tied to '0'.				
WR/ WRL	N9	0	External Memory Write Strobe. In WR-mode this pin is activated for every external data write access. In WRL-mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection.				
READY	P9	1	Ready Input. When the Ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to a low level. An internal pull-up device will hold this pin high when nothing is driving it.				
ALE	P10	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.				
P4		IO	Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. Port 4 can be used to output the segment address lines and for serial bus interfaces:				
P4.0	P6	0	A16 Least Significant Segment Address Line				
P4.1	M6	0	A17 Segment Address Line				
P4.2	L6	0	A18 Segment Address Line				
P4.3	N7	0	A19 Segment Address Line				
P4.4	P7	0	A20 Segment Address Line				
P4.5	M7	0	A21 Segment Address Line,				
		I	CAN1_RxD CAN 1 Receive Data Input				
P4.6	L7	0	A22 Segment Address Line,				
		0	CAN1_TxD CAN 1 Transmit Data Output				
P4.7	N8	0	A23 Most Significant Segment Address Line				



Table 3 Pin Definitions and Functions P-BGA-176-2 (cont'd) Symbol Pin **Function** Input Num. Outp. OWE N6 L Oscillator Watchdog Enable. This input enables the oscillator watchdog when high or disables it when low e.g. for testing (V_{PP}) purposes. An internal pull-up device holds this input high if nothing is driving it. For normal operation pin OWE should be high or not connected. In order to drive pin OWE low draw a current of at least 200 μA. **P3** Port 3 is a 15-bit bidirectional I/O port. It is bit-wise IO programmable for input or output via direction bits. For a pin configured as input, the output driver is put into highimpedance state. Port 3 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or special). The following Port 3 pins also serve for alternate functions: P3.0 M1 TOIN CAPCOM1 Timer T0 Count Input L K3 T6OUT GPT2 Timer T6 Toggle Latch Output P3.1 0 P3.2 L2 CAPIN GPT2 Register CAPREL Capture Input L 0 P3.3 M2 T3OUT GPT1 Timer T3 Toggle Latch Output P3.4 N1 L T3EUD GPT1 Timer T3 External Up/Down Control Input P3.5 P2 T4IN GPT1 Timer T4 Count/Gate/Reload/Capture Inp. I P3.6 I T3IN GPT1 Timer T3 Count/Gate Input M3 P3.7 T2IN GPT1 Timer T2 Count/Gate/Reload/Capture Inp. N2 I I/O SSC Master-Receive/Slave-Transmit Inp./Outp. P3.8 N3 MRST P3.9 P3 MTSR SSC Master-Transmit/Slave-Receive Outp./Inp. I/O P3.10 TxD0 N4 ASC0 Clock/Data Output (Async./Sync.) Ο P3.11 M4 I/O RxD0 ASC0 Data Input (Async.) or Inp./Outp. (Sync.) BHE P3.12 L4 0 External Memory High Byte Enable Signal, WRH 0 External Memory High Byte Write Strobe P4 P3.13 I/O SCLK SSC Master Clock Output / Slave Clock Input.

P3.15

N5

0

System Clock Output (= CPU Clock)

CLKOUT



Note: When the on-chip CAN Module is to be used the segment address output on Port 4 must be limited to 4 bits (i.e. <u>A19</u> ... A16) in order to enable the alternate function of the CAN interface pins. <u>CS</u> lines can be used to increase the total amount of addressable external memory.



The C167CR also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

Table 5 shows all of the possible exceptions or error conditions that can arise during runtime:

Exception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority
Reset Functions:Hardware ResetSoftware ResetW-dog Timer Overflow	_	RESET RESET RESET	00'0000 _H 00'0000 _H 00'0000 _H	00 _H 00 _H 00 _H	
Class A Hardware Traps:Non-Maskable InterruptStack OverflowStack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	00'0008 _H 00'0010 _H 00'0018 _H	02 _H 04 _H 06 _H	
Class B Hardware Traps:Undefined OpcodeProtected Instruction Fault	UNDOPC PRTFLT	BTRAP BTRAP	00'0028 _H 00'0028 _H	0A _H 0A _H	1
 Illegal Word Operand Access 	ILLOPA	BTRAP	00'0028 _H	0A _H	I
 Illegal Instruction Access 	ILLINA	BTRAP	00'0028 _H	0A _H	1
 Illegal External Bus Access 	ILLBUS	BTRAP	00'0028 _H	0A _H	I
Reserved	-	-	[2C _H - 3C _H]	[0B _H - 0F _H]	_
Software Traps TRAP Instruction 	_	_	Any [00'0000 _H - 00'01FC _H] in steps of 4 _H	Any [00 _H - 7F _H]	Current CPU Priority

Table 5 Hardware Trap Summary



3.7 General Purpose Timer (GPT) Unit

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation, which are Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 16 TCL.

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e.g. position tracking.

In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals A and B via their respective inputs TxIN and TxEUD. Direction and count signals are internally derived from these two input signals, so the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer overflow/underflow. The state of this latch may be output on pin T3OUT e.g. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.



3.8 A/D Converter

For analog signal measurement, a 10-bit A/D converter with 16 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) and the conversion time is programmable and can so be adjusted to the external circuitry.

Overrun error detection/protection is provided for the conversion result register (ADDAT): either an interrupt request will be generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete, or the next conversion is suspended in such a case until the previous result has been read.

For applications which require less than 16 analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the C167CR supports four different conversion modes. In the standard Single Channel conversion mode, the analog level on a specified channel is sampled once and converted to a digital result. In the Single Channel Continuous mode, the analog level on a specified channel is repeatedly sampled and converted without software intervention. In the Auto Scan mode, the analog levels on a prespecified number of channels are sequentially sampled and converted. In the Auto Scan Continuous mode, the number of prespecified channels is repeatedly sampled and converted in a converted. In addition, the conversion of a specific channel can be inserted (injected) into a running sequence without disturbing this sequence. This is called Channel Injection Mode.

The Peripheral Event Controller (PEC) may be used to automatically store the conversion results into a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer.

After each reset and also during normal operation the ADC automatically performs calibration cycles. This automatic self-calibration constantly adjusts the converter to changing operating conditions (e.g. temperature) and compensates process variations.

These calibration cycles are part of the conversion cycle, so they do not affect the normal operation of the A/D converter.

In order to decouple analog inputs from digital noise and to avoid input trigger noise those pins used for analog input can be disconnected from the digital IO or input stages under software control. This can be selected for each pin separately via register P5DIDIS (Port 5 Digital Input Disable).



3.15 Special Function Registers Overview

The following table lists all SFRs which are implemented in the C167CR in alphabetical order.

Bit-addressable SFRs are marked with the letter "**b**" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address". Registers within on-chip X-peripherals are marked with the letter "**X**" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

Note: Registers within device specific interface modules (CAN) are only present in the corresponding device, of course.

Name		Physica Addres		8-Bit Addr.	Description	Reset Value
ADCIC	b	FF98 _H		CC _H	A/D Converter End of Conversion Interrupt Control Register	0000 _H
ADCON	b	FFA0 _H		D0 _H	A/D Converter Control Register	0000 _H
ADDAT		FEA0 _H		50 _H	A/D Converter Result Register	0000 _H
ADDAT2		F0A0 _H	Ε	50 _H	A/D Converter 2 Result Register	0000 _H
ADDRSEL1		FE18 _H		0C _H	Address Select Register 1	0000 _H
ADDRSEL2		FE1A _H		0D _H	Address Select Register 2	0000 _H
ADDRSEL3		FE1C _H		0E _H	Address Select Register 3	0000 _H
ADDRSEL4		FE1E _H		0F _H	Address Select Register 4	0000 _H
ADEIC	b	FF9A _H		CD _H	A/D Converter Overrun Error Interrupt Control Register	0000 _H
BUSCON0	b	FF0C _H		86 _H	Bus Configuration Register 0	0XX0 _H
BUSCON1	b	FF14 _H		8A _H	Bus Configuration Register 1	0000 _H
BUSCON2	b	FF16 _H		8B _H	Bus Configuration Register 2	0000 _H
BUSCON3	b	FF18 _H		8C _H	Bus Configuration Register 3	0000 _H
BUSCON4	b	FF1A _H		8D _H	Bus Configuration Register 4	0000 _H
C1BTR		EF04 _H	Χ	_	CAN1 Bit Timing Register	UUUU _H
C1CSR		EF00 _H	Χ	_	CAN1 Control / Status Register	XX01 _H
C1GMS		EF06 _H	Χ	_	CAN1 Global Mask Short	UFUU _H

 Table 8
 C167CR Registers, Ordered by Name



Parameter Interpretation

The parameters listed in the following partly represent the characteristics of the C167CR and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

CC (Controller Characteristics):

The logic of the C167CR will provide signals with the respective timing characteristics.

SR (System Requirement):

The external system must provide signals with the respective timing characteristics to the C167CR.

4.2 DC Parameters

Parameter	Sym	bol	Limit Values		Unit	Test Condition	
			Min.	Max.			
Input low voltage (TTL, all except XTAL1)	V _{IL}	SR	-0.5	0.2 V _{DD} - 0.1	V	-	
Input low voltage XTAL1	$V_{\rm IL2}$	SR	-0.5	0.3 V _{DD}	V	-	
Input low voltage (Special Threshold)	V _{ILS}	SR	-0.5	2.0	V	-	
Input high voltage (TTL, all except RSTIN and XTAL1)	V _{IH}	SR	0.2 V _{DD} + 0.9	V _{DD} + 0.5	V	-	
Input high voltage RSTIN (when operated as input)	V _{IH1}	SR	0.6 V _{DD}	V _{DD} + 0.5	V	-	
Input high voltage XTAL1	V _{IH2}	SR	0.7 V _{DD}	V _{DD} + 0.5	V	-	
Input high voltage (Special Threshold)	V _{IHS}	SR	0.8 V _{DD} - 0.2	V _{DD} + 0.5	V	-	
Input Hysteresis (Special Threshold)	HYS		400	_	mV	Series resistance = 0 Ω	
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT, RSTIN ²⁾)	V _{OL}	CC	-	0.45	V	I _{OL} = 2.4 mA	
Output low voltage (all other outputs)	V _{OL1}	CC	-	0.45	V	I _{OL} = 1.6 mA	

Table 11 DC Characteristics (Operating Conditions apply)¹⁾



(2)

Electrical Parameters

Direct Drive

When direct drive is configured (CLKCFG = 011_B) the on-chip phase locked loop is disabled and the CPU clock is directly driven from the internal oscillator with the input clock signal.

The frequency of $f_{\rm CPU}$ directly follows the frequency of $f_{\rm OSC}$ so the high and low time of $f_{\rm CPU}$ (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock $f_{\rm OSC}$.

The timings listed below that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances. This minimum value can be calculated via the following formula:

 $TCL_{min} = 1/f_{OSC} \times DC_{min}$ (DC = duty cycle)

For two consecutive TCLs the deviation caused by the duty cycle of f_{OSC} is compensated so the duration of 2TCL is always $1/f_{OSC}$. The minimum value TCL_{min} therefore has to be used only once for timings that require an odd number of TCLs (1, 3, ...). Timings that require an even number of TCLs (2, 4, ...) may use the formula 2TCL = $1/f_{OSC}$.








Figure 13 Input Output Waveforms




Figure 14 Float Waveforms



4.4.4 External Bus Timing

Table 17CLKOUT Reference Signal

Parameter	Symbol		Li	Unit	
			Min.	Max.	
CLKOUT cycle time	tc_5	CC	3	30 ¹⁾	ns
CLKOUT high time	tc ₆	CC	8	_	ns
CLKOUT low time	tc ₇	CC	6	_	ns
CLKOUT rise time	tc ₈	CC	_	4	ns
CLKOUT fall time	tc ₉	CC	-	4	ns

1) The CLKOUT cycle time is influenced by the PLL jitter.

For a single CLKOUT cycle (2 TCL) the deviation caused by the PLL jitter is below 1 ns (for f_{CPU} > 25 MHz). For longer periods the relative deviation decreases (see PLL deviation formula).




Figure 15 CLKOUT Signal Timing

Variable Memory Cycles

The bus timing shown below is programmable via the BUSCONx registers. The duration of ALE and two types of waitstates can be selected. This table summarizes the possible bus cycle durations.

Table 18	Variable I	Memory	Cycles
			Oycics

Bus Cycle Type	Bus Cycle Duration	Unit	25/33 MHz, 0 Waitstates
Demultiplexed bus cycle with normal ALE	4 + 2 × (15 - <mctc>) + 2 × (1 - <mttc>)</mttc></mctc>	TCL	80 ns/60.6 ns
Demultiplexed bus cycle with extended ALE	6 + 2 × (15 - <mctc>) + 2 × (1 - <mttc>)</mttc></mctc>	TCL	120 ns/90.9 ns
Multiplexed bus cycle with normal ALE	6 + 2 × (15 - <mctc>) + 2 × (1 - <mttc>)</mttc></mctc>	TCL	120 ns/90.9 ns
Multiplexed bus cycle with extended ALE	8 + 2 × (15 - <mctc>) + 2 × (1 - <mttc>)</mttc></mctc>	TCL	160 ns/121.2 ns



Table 19 External Bus Cycle Timing (Operating Conditions apply)

Parameter	Sym	Symbol		Limits		
		-		Max.		
Output delay from CLKOUT falling edge Valid for: address, BHE, early CS, write data out, ALE	<i>tc</i> ₁₀	CC	-2	11	ns	
Output delay from CLKOUT rising edge Valid for: latched CS, ALE low	<i>tc</i> ₁₁	CC	-2	6	ns	
Output de <u>lay</u> from CLKOUT risin <u>g edg</u> e Valid for: WR low (no RW delay), RD low (no RW delay)	<i>tc</i> ₁₂	CC	-2	8	ns	
Output de <u>lay from</u> CLKOUT falling edg <u>e</u> Valid for: RD/WR low (with RW delay), RD high (with RW delay)	<i>tc</i> ₁₃	CC	-2	6	ns	
Input setup time to CLKOUT falling edge Valid for: read data in	<i>tc</i> ₁₄	SR	14	-	ns	
Input hold time after CLKOUT falling edge Valid for: read data in ¹⁾	<i>tc</i> ₁₅	SR	0	-	ns	
Output hold time after CLKOUT falling edge Valid for: address, BHE, early CS ²⁾	<i>tc</i> ₁₇	CC	-2	6	ns	
Output hold time after CLKOUT edge ³⁾ Valid for: write data out	<i>tc</i> ₁₈	CC	-2	-	ns	
Output de <u>lay</u> from CLKOUT falling edge Valid for: WR high	<i>tc</i> ₁₉	CC	-2	4	ns	
Turn off delay after CLKOUT edge ³⁾ Valid for: write data out	<i>tc</i> ₂₀	CC	-	7	ns	
Turn on delay after CLKOUT falling edge ³⁾ Valid for: write data out	<i>tc</i> ₂₁	CC	-5	-	ns	

 Read data are latched with the same (internal) clock edge that triggers the address change and the rising edge of RD. Therefore the read data may be removed immediately after the rising edge of RD. Address changes before the end of RD have also no impact on (demultiplexed) read cycles.

2) Due to comparable propagation delays (at comparable capacitive loads) the address does not change before $\overline{\text{WR}}$ goes high. The minimum output delay ($tc_{17\text{min}}$) is therefore the actual value of tc_{19} .

3) Not subject to production test - verified by design/characterization.






Figure 18 Multiplexed Bus, Write Access






Figure 19 Multiplexed Bus, Read Access



External XRAM Access

If XPER-Share mode is enabled the on-chip XRAM of the C167CR can be accessed (during hold states) by an external master like an asynchronous SRAM.

Table 22	XRAM Access	Timina	(Operating	Conditions	apply) ¹⁾
		· · · · · · · · · · · · · · · · · · ·	(Oporating)	Contaitionio	appij/

Parameter		Symbol		Limits		Unit
				Min.	Max.	
Address setup time before RD/WR falling edge		<i>t</i> ₄₀	SR	4	_	ns
Address hold time after RD/WR rising edge		<i>t</i> ₄₁	SR	0	-	ns
Data turn on delay after RD falling edge	q	t ₄₂	CC	1	_	ns
Data output valid delay after address latched	Read	t ₄₃	CC	-	40	ns
Data turn off delay after RD rising edge		t ₄₄	CC	1	14	ns
Write data setup time before WR rising edge		t ₄₅	SR	10	_	ns
Write data hold time after WR rising edge	ite	t ₄₆	SR	2	-	ns
WR pulse width	Write	t ₄₇	SR	20	_	ns
WR signal recovery time		t ₄₈	SR	<i>t</i> ₄₀	-	ns

1) The minimum access cycle time is 60 ns.




Figure 23 External Access to the XRAM