

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	C166
Core Size	16-Bit
Speed	25MHz
Connectivity	CANbus, EBI/EMI, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	111
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-BQFP
Supplier Device Package	P-MQFP-144-8
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/c167crlmhakxuma2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

C167CR, C167SR

Revision History:		2005-02						
Previous V	/ersion:	V3.2, 2001-07 V3.1, 2000-04 V3.0, 2000-02 1999-10 (Introduction of clock-related timing) 1999-06 1999-03 (Summarizes and replaces all older docs) 1998-03 (C167SR/CR, 25 MHz Addendum) 07.97 / 12.96 (C167CR-4RM) 12.96 (C167CR-16RM) 06.95 (C167CR, C167SR) 06.94 / 05.93 (C167)						
Page	Subjects (n	najor changes since last revision)						
all	The layout of several graphics and text structures has been adapted to company documentation rules, obvious typographical errors have been corrected.							
all	The conter sections ar	The contents of this document have been re-arranged into numbered sections and a table of contents has been added.						
6	BGA-type a	added to product list						
8	Pin designa	ation corrected (pin 78)						
9	Input thres	hold control added to Port 6						
17 25	Pin diagrar	n and pin description for BGA package added						
45	Port 6 adde	ed to input-threshold controlled ports						
85	Mechanica	I package drawing corrected (P-MQFP-144-8)						
86	Mechanica	I package drawing added (P-BGA-176-2)						

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: mcdocu.comments@infineon.com



Summary of Features

Derivative ¹⁾	Program ROM Size	XRAM Size	Operating Frequency	Package
SAK-C167SR-LM SAB-C167SR-LM	-	2 Kbytes	25 MHz	P-MQFP-144-8
SAK-C167SR-L33M SAB-C167SR-L33M	-	2 Kbytes	33 MHz	P-MQFP-144-8
SAK-C167CR-LM SAF-C167CR-LM SAB-C167CR-LM	-	2 Kbytes	25 MHz	P-MQFP-144-8
SAK-C167CR-L33M SAB-C167CR-L33M	-	2 Kbytes	33 MHz	P-MQFP-144-8
SAK-C167CR-4RM SAB-C167CR-4RM	32 Kbytes	2 Kbytes	25 MHz	P-MQFP-144-8
SAK-C167CR-4R33M SAB-C167CR-4R33M	32 Kbytes	2 Kbytes	33 MHz	P-MQFP-144-8
SAK-C167CR-16RM	128 Kbytes	2 Kbytes	25 MHz	P-MQFP-144-8
SAK-C167CR-16R33M	128 Kbytes	2 Kbytes	33 MHz	P-MQFP-144-8
SAK-C167CR-LE	_	2 Kbytes	25 MHz	P-BGA-176-2

Table 1 C167CR Derivative Synopsis

1) This Data Sheet is valid for devices manufactured in 0.5 μm technology, i.e. devices starting with and including design step GA(-T)6.



2.2 Pin Configuration and Definition for P-MQFP-144-8

The pins of the C167CR are described in detail in **Table 2**, including all their alternate functions. **Figure 2** summarizes all pins in a condensed way, showing their location on the 4 sides of the package.

Note: The P-BGA-176-2 is described in Table 3 and Figure 3.



Figure 2 Pin Configuration P-MQFP-144-8 (top view)



Table 2	Pin	Definit	tions and Functions P-MQFP-144-8						
Symbol	Pin No.	Input Outp.	Function						
P6		IO	Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. Port 6 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 6						
P6.0	1	0	The Port 6 pins also serve for alternate functions: CS0 Chip Select 0 Output						
P6.1 P6.2 P6.3	2 3 4	0 0	CS1Chip Select 1 OutputCS2Chip Select 2 OutputCS3Chip Select 3 Output						
P6.4 P6.5	5	0	CS3 Chip Select 3 Output CS4 Chip Select 4 Output HOLD External Master Hold Request Input						
P6.6 P6.7	7 8	0	HLDA Hold Acknowledge Output (master mode) or Input (slave mode) BREQ Bus Request Output						
P8		IO	Port 8 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. Port 8 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or special). The following Port 8 pins also serve for alternate functions:						
P8.0 P8.1 P8.2 P8.3 P8.4 P8.5 P8.6	9 10 11 12 13 14 15	I/O I/O I/O I/O I/O	CC16IOCAPCOM2: CC16 Capture Inp./Compare Outp.CC17IOCAPCOM2: CC17 Capture Inp./Compare Outp.CC18IOCAPCOM2: CC18 Capture Inp./Compare Outp.CC19IOCAPCOM2: CC19 Capture Inp./Compare Outp.CC20IOCAPCOM2: CC20 Capture Inp./Compare Outp.CC21IOCAPCOM2: CC21 Capture Inp./Compare Outp.CC22IOCAPCOM2: CC22 Capture Inp./Compare Outp.CC22IOCAPCOM2: CC22 Capture Inp./Compare Outp.						
P8.7	16	1/O	CC23IO CAPCOM2: CC23 Capture Inp./Compare Outp.						



Table 2	Pir	n Defini	tions and F	unctions P-MQFP-144-8 (cont'd)							
Symbol	Pin No.	Input Outp.	Function								
P3		10	Port 3 is a	15-bit bidirectional I/O port. It is bit-wise							
			programm	able for input or output via direction bits. For a pin							
			configured	as input, the output driver is put into high-							
			Impedance	e state. Poil 3 outputs can be configured as							
			pusn/pun c								
			The follow	ing Dort 2 ping also convo for alternate functions:							
D3 0	65	1		CAPCOM1 Timor TO Count Input							
F J.U D3 1	66			CPT2 Timer T6 Toggle Latch Output							
D2 2	67			CPT2 Perister CAPPEL Canture Input							
P3 3	68			GPT1 Timer T3 Toggle Latch Output							
P3.4	69	I	T3EUD	GPT1 Timer T3 External Up/Down Control Input							
P3.5	70	l'	T4IN	GPT1 Timer T4 Count/Gate/Reload/Capture Inp							
P3.6	73	li	T3IN	GPT1 Timer T3 Count/Gate Input							
P3.7	74	li l	T2IN	GPT1 Timer T2 Count/Gate/Reload/Capture Inp.							
P3.8	75	1/0	MRST	SSC Master-Receive/Slave-Transmit Inp./Outp.							
P3.9	76	I/O	MTSR	SSC Master-Transmit/Slave-Receive Outp./Inp.							
P3.10	77	0	TxD0	ASC0 Clock/Data Output (Async./Sync.)							
P3.11	78	I/O	RxD0	ASC0 Data Input (Async.) or Inp./Outp. (Sync.)							
P3.12	79	0	BHE	External Memory High Byte Enable Signal,							
		0	WRH	External Memory High Byte Write Strobe							
P3.13	80	I/O	SCLK	SSC Master Clock Output / Slave Clock Input.							
P3.15	81	0	CLKOUT	System Clock Output (= CPU Clock)							
OWE	84	I	Oscillator \	Watchdog Enable. This input enables the oscillator							
(V_{PP})			watchdog	when high or disables it when low e.g. for testing							
			purposes.	An internal pull-up device holds this input high if							
			nothing is	driving it.							
			For norma	l operation pin OWE should be high or not							
			connected								
			In order to	drive pin OWE low draw a current of at least							
			200 μA.								



Table 2	Pin Definitions and Functions P-MQFP-144-8 (cont'd)							
Symbol	Pin No.	Input Outp.	Function					
RSTIN	140	I/O	Reset Input with Schmitt-Trigger characteristics. A low level at this pin while the oscillator is running resets the C167CR. An internal pull-up resistor permits power-on reset using only a capacitor connected to $V_{\rm SS}$. A spike filter suppresses input pulses < 10 ns. Input pulses > 100 ns safely pass the filter. The minimum duration for a safe recognition should be 100 ns + 2 CPU clock cycles. In bidirectional reset mode (enabled by setting bit BDRSTEN in register SYSCON) the RSTIN line is internally pulled low for the duration of the internal reset sequence upon any reset (HW, SW, WDT). See note below this table.					
			Note: To let the reset configuration of PORT0 settle and to let the PLL lock a reset duration of ca. 1 ms is recommended.					
RST OUT	141	0	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.					
NMI	142	1	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the C167CR to go into power down mode. If NMI is high, when PWRDN is executed, the part will continue to run in normal mode. If not used, pin NMI should be pulled high externally.					
V _{AREF}	37	-	Reference voltage for the A/D converter.					
V_{AGND}	38	-	Reference ground for the A/D converter.					



2.3 Pin Configuration and Definition for P-BGA-176-2

The pins¹⁾ of the C167CR are described in detail in **Table 3**, including all their alternate functions. **Figure 3** summarizes all pins in a condensed way, showing their location on the bottom of the package.

Note: The P-MQFP-144-8 is described in Table 2 and Figure 2.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	1
A L			P5.5	P5.2	P5.0	P7.7	P7.3	V _{ss}	P8.5	P8.1	P6.7	P6.4	P6.0		A
в		V_{AREF}	P5.8	P5.4		P7.6	P7.2	V_{DD}	P8.4	P8.0	P6.5	P6.1			В
C F	P5.11	V_{AGND}	P5.9	P5.6	P5.3	P7.5	P7.1	P8.7	P8.3	P6.6	P6.3	V _{DD}	XTAL1	NMI	С
D F	P5.12	P5.13	P5.10	P5.7	P5.1	P7.4	P7.0	P8.6	P8.2	P6.2	V _{SS}	RST OUT	XTAL2	V_{DD}	D
=[V _{ss}	P5.15	P5.14								R <u>S</u> T IN	V _{ss}	P1.15	P1.14	E
F	V _{DD}	P2.1	P2.0	P2.2							P1.9	P1.10	P1.12	P1.13	F
G	P2.6	P2.5	P2.4	P2.3							P1.7	V _{ss}	P1.8	P1.11	G
+	P2.7	V _{ss}	V _{DD}	P2.8							P1.4	P1.5	P1.6	V_{DD}	н
J	P2.9	P2.10	P2.12	P2.11							P0.14	P0.15	P1.2	P1.3	J
< F	P2.13	P2.14	P3.1	V _{DD}						_	P0.9	P0.13	P1.0	P1.1	к
- F	P2.15	P3.2	V _{SS}	P3.12	V _{ss}	P4.2	P4.6	RD	P0.1	P0.8	V _{ss}	P0.10	P0.12	P0.11	L
N	P3.0	P3.3	P3.6	P3.11	V _{DD}	P4.1	P4.5	V _{SS}	EA	P0.3	P0.5	V _{DD}			М
N	P3.4	P3.7	P3.8	P3.10	P3.15	OWE	P4.3	P4.7	WR	P0.0	P0.4	P0.7			N
-		P3.5	P3.9	P3.13		P4.0	P4.4	V _{DD}	R <u>EA</u> DY	ALE	P0.2	P0.6			Ρ
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
		Not	conn	ected	or the	rmal (ground	b		mc	_c167	7crle_	pindia	gram.	VS





¹⁾ The external connections of the C167CR in P-BGA-176-2 are referred to as pins throughout this document, although they are mechanically realized as solder balls.



Table 3Pin Definitions and Functions P-BGA-176-2 (cont'd)

Symbol	Pin Num.	Input Outp.	Function
XTAL2 XTAL1	D13 C13	0	 XTAL2: Output of the oscillator amplifier circuit. XTAL1: Input to the oscillator amplifier and input to the internal clock generator. To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed.
RST OUT	D12	0	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.
RSTIN	E11	I/O	Reset Input with Schmitt-Trigger characteristics. A low level at this pin while the oscillator is running resets the C167CR. An internal pull-up resistor permits power-on reset using only a capacitor connected to V_{SS} . A spike filter suppresses input pulses < 10 ns. Input pulses > 100 ns safely pass the filter. The minimum duration for a safe recognition should be 100 ns + 2 CPU clock cycles. In bidirectional reset mode (enabled by setting bit BDRSTEN in register SYSCON) the RSTIN line is internally pulled low for the duration of the internal reset sequence upon any reset (HW, SW, WDT). See note below this table. <i>Note: To let the reset configuration of PORT0 settle and to let the PLL lock a reset duration of ca. 1 ms is recommended.</i>



Table 3	Pin Definitions and Functions P-BGA-176-2 (cont'd)								
Symbol	Pin Num.	Input Outp.	Function						
PORT1 P1L.0-7	K13, K14, J13, J14, H11, H12, H13, C11	IO	PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed bus mode.						
P1H.0-3	G13, F11, F12, G14		The following PORT1 pins also serve for alternate functions:						
P1H.4 P1H.5 P1H.6 P1H.7	F13 F14 E14 E13	 	CC24IOCAPCOM2: CC24 Capture InputCC25IOCAPCOM2: CC25 Capture InputCC26IOCAPCOM2: CC26 Capture InputCC27IOCAPCOM2: CC27 Capture Input						
PORT0 POL.0-7 POH.0-7	N10, L9, P11, M10, N11, M11, P12, N12 L10, K11, L12, L14, L13, K12, J11, J12	IO	PORT0 consists of the two 8-bit bidirectional I/O ports P0L and P0H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus configuration, PORT0 serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes. Demultiplexed bus modes: 8-bit data bus: P0H = I/O, P0L = D7 - D0 16-bit data bus: P0H = D15 - D8, P0L = D7 - D0 Multiplexed bus modes: 8-bit data bus: P0H = A15 - A8, P0L = AD7 - AD0 16-bit data bus: P0H = AD15 - AD8, P0L = AD7 - AD0						
RD	L8	0	External Memory Read Strobe. RD is activated for every external instruction or data read access.						



Table 3Pin Definitions and Functions P-BGA-176-2 (cont'd)

Symbol	Pin Num.	Input Outp.	Function
V _{DD}	B8, C12, D14, F1, H3, H14, K4, M5, M12, P8	_	Digital Supply Voltage: + 5 V during normal operation and idle mode. ≥ 2.5 V during power down mode.
V _{SS}	A8, D11, E1, E12, G12, H2, L3, L5, L11, M8	-	Digital Ground.

Note: The following behavioural differences must be observed when the bidirectional reset is active:

- Bit BDRSTEN in register SYSCON cannot be changed after EINIT and is cleared automatically after a reset.
- The reset indication flags always indicate a long hardware reset.
- The PORT0 configuration is treated as if it were a hardware reset. In particular, the bootstrap loader may be activated when P0L.4 is low.
- Pin RSTIN may only be connected to external reset devices with an open drain output driver.
- A short hardware reset is extended to the duration of the internal reset sequence.



The C167CR also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

Table 5 shows all of the possible exceptions or error conditions that can arise during runtime:

E>	cception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority	
Re • •	eset Functions: Hardware Reset Software Reset W-dog Timer Overflow	-	RESET RESET RESET	00,0000 ^H 00,0000 ^H	00 _H 00 _H 00 _H	 	
CI • •	ass A Hardware Traps: Non-Maskable Interrupt Stack Overflow Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	00'0008 _H 00'0010 _H 00'0018 _H	02 _H 04 _H 06 _H	 	
CI • •	ass B Hardware Traps: Undefined Opcode Protected Instruction Fault Illegal Word Operand Access Illegal Instruction Access Illegal External Bus Access	UNDOPC PRTFLT ILLOPA ILLINA ILLBUS	BTRAP BTRAP BTRAP BTRAP BTRAP	00'0028 _H 00'0028 _H 00'0028 _H 00'0028 _H 00'0028 _H	0A _H 0A _H 0A _H 0A _H	 	
Reserved Software Traps • TRAP Instruction		_	_		[0B _H - 0F _H] Any [00 _H - 7F _H]	– Current CPU Priority	

Table 5 Hardware Trap Summary



3.5 Capture/Compare (CAPCOM) Units

The CAPCOM units support generation and control of timing sequences on up to 32 channels with a maximum resolution of 16 TCL. The CAPCOM units are typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PMW), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.

Four 16-bit timers (T0/T1, T7/T8) with reload registers provide two independent time bases for the capture/compare register array.

The input clock for the timers is programmable to several prescaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2. This provides a wide range of variation for the timer period and resolution and allows precise adjustments to the application specific requirements. In addition, external count inputs for CAPCOM timers T0 and T7 allow event scheduling for the capture/compare registers relative to external events.

Both of the two capture/compare register arrays contain 16 dual purpose capture/compare registers, each of which may be individually allocated to either CAPCOM timer T0 or T1 (T7 or T8, respectively), and programmed for capture or compare function. Each register has one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin (except for CC24 ... CC27) to indicate the occurrence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('captured') into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event. The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers. When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the selected compare mode.



3.7 General Purpose Timer (GPT) Unit

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation, which are Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 16 TCL.

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e.g. position tracking.

In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals A and B via their respective inputs TxIN and TxEUD. Direction and count signals are internally derived from these two input signals, so the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer overflow/underflow. The state of this latch may be output on pin T3OUT e.g. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.



3.13 Oscillator Watchdog

The Oscillator Watchdog (OWD) monitors the clock signal generated by the on-chip oscillator (either with a crystal or via external clock drive). For this operation the PLL provides a clock signal which is used to supervise transitions on the oscillator clock. This PLL clock is independent from the XTAL1 clock. When the expected oscillator clock transitions are missing the OWD activates the PLL Unlock / OWD interrupt node and supplies the CPU with the PLL clock signal. Under these circumstances the PLL will oscillate with its basic frequency.

In direct drive mode the PLL base frequency is used directly ($f_{CPU} = 2 \dots 5 \text{ MHz}$). In prescaler mode the PLL base frequency is divided by 2 ($f_{CPU} = 1 \dots 2.5 \text{ MHz}$).

Note: The CPU clock source is only switched back to the oscillator clock after a hardware reset.

The oscillator watchdog can be disabled via hardware by (externally) pulling low pin OWE (internal pull-up provides high level if not connected). In this case (OWE = '0') the PLL remains idle and provides no clock signal, while the CPU clock signal is derived directly from the oscillator clock or via prescaler. Also no interrupt request will be generated in case of a missing oscillator clock.



3.15 Special Function Registers Overview

The following table lists all SFRs which are implemented in the C167CR in alphabetical order.

Bit-addressable SFRs are marked with the letter "**b**" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address". Registers within on-chip X-peripherals are marked with the letter "**X**" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

Note: Registers within device specific interface modules (CAN) are only present in the corresponding device, of course.

Name		Physica Address	ıl s	8-Bit Addr.	Description	Reset Value
ADCIC	b	FF98 _H		CC _H	A/D Converter End of Conversion Interrupt Control Register	0000 _H
ADCON	b	FFA0 _H		D0 _H	A/D Converter Control Register	0000 _H
ADDAT		FEA0 _H		50 _H	A/D Converter Result Register	0000 _H
ADDAT2		F0A0 _H	Ε	50 _H	A/D Converter 2 Result Register	0000 _H
ADDRSEL1		FE18 _H		0C _H	Address Select Register 1	0000 _H
ADDRSEL2		FE1A _H		0D _H	Address Select Register 2	0000 _H
ADDRSEL3		FE1C _H		0E _H	Address Select Register 3	0000 _H
ADDRSEL4		FE1E _H		0F _H	Address Select Register 4	0000 _H
ADEIC b		FF9A _H		CD _H	A/D Converter Overrun Error Interrupt Control Register	0000 _H
BUSCON0	b	FF0C _H		86 _H	Bus Configuration Register 0	0XX0 _H
BUSCON1	b	FF14 _H		8A _H	Bus Configuration Register 1	0000 _H
BUSCON2	b	FF16 _H		8B _H	Bus Configuration Register 2	0000 _H
BUSCON3	b	FF18 _H		8C _H	Bus Configuration Register 3	0000 _H
BUSCON4	b	FF1A _H		8D _H	Bus Configuration Register 4	0000 _H
C1BTR		EF04 _H	Χ	_	CAN1 Bit Timing Register	UUUU _H
C1CSR		EF00 _H	Χ	_	CAN1 Control / Status Register	XX01 _H
C1GMS		EF06 _H	Χ	_	CAN1 Global Mask Short	UFUU _H

 Table 8
 C167CR Registers, Ordered by Name



Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the C167CR. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Parameter	Symbol	Limit Values		Unit	Notes				
		Min.	Max.						
Digital supply voltage	V _{DD}	4.5	5.5	V	Active mode, f_{CPUmax} = 33 MHz				
		2.5 ¹⁾	5.5	V	Power Down mode				
Digital ground voltage	V _{SS}	0		0		0		V	Reference voltage
Overload current	I _{OV}	_	±5	mA	Per pin ²⁾³⁾				
Absolute sum of overload currents	$\Sigma I_{OV} $	-	50	mA	3)				
External Load Capacitance	CL	-	- 50 pF Pin drivers in fast edge mo (PDCR.BIPEC		Pin drivers in fast edge mode (PDCR.BIPEC = '0')				
		-	30	pF	Pin drivers in reduced edge mode (PDCR.BIPEC = '1') ³⁾				
		-	100	pF	Pin drivers in fast edge mode, f_{CPUmax} = 25 MHz ⁴⁾				
Ambient temperature	T _A	0	70	°C	SAB-C167CR				
		-40	85	°C	SAF-C167CR				
		-40	125	°C	SAK-C167CR				

Table 10Operating Condition Parameters

1) Output voltages and output currents will be reduced when $V_{\rm DD}$ leaves the range defined for active mode.

2) Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e. $V_{OV} > V_{DD} + 0.5 \text{ V}$ or $V_{OV} < V_{SS} - 0.5 \text{ V}$). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltage must remain within the specified limits. Proper operation is not guaranteed if overload conditions occur on functional pins like XTAL1, $\overline{\text{RD}}$, $\overline{\text{WR}}$, etc.

3) Not subject to production test - verified by design/characterization.

4) The increased capacitive load is valid for the 25 MHz-derivatives up to a CPU clock frequency of 25 MHz. Under these circumstances the timing parameters as specified in the "C167CR Data Sheet 1999-06" are valid.



4.4.2 External Clock Drive XTAL1

							0		
Parameter	Symbol		Direct Drive 1:1		Prescaler 2:1		PLL 1:N		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Oscillator period	<i>t</i> _{OSC}	SR	30	_	15	_	45 ¹⁾	500 ¹⁾	ns
High time ²⁾	<i>t</i> ₁	SR	15 ³⁾	_	5	_	10	_	ns
Low time ²⁾	<i>t</i> ₂	SR	15 ³⁾	_	5	_	10	_	ns
Rise time ²⁾	t ₃	SR	-	8	-	5	-	10	ns
Fall time ²⁾	<i>t</i> ₄	SR	-	8	-	5	-	10	ns

Table 16 External Clock Drive Characteristics (Operating Conditions apply)

1) The minimum and maximum oscillator periods for PLL operation depend on the selected CPU clock generation mode. Please see respective table above.

- 2) The clock input signal must reach the defined levels $V_{\rm IL2}$ and $V_{\rm IH2}$.
- 3) The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency (f_{CPU}) in direct drive mode depends on the duty cycle of the clock input signal.



Figure 12 External Clock Drive XTAL1

Note: If the on-chip oscillator is used together with a crystal, the oscillator frequency is limited to a range of 4 MHz to 40 MHz.

It is strongly recommended to measure the oscillation allowance (or margin) in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the limits specified by the crystal supplier.

When driven by an external clock signal it will accept the specified frequency range. Operation at lower input frequencies is possible but is guaranteed by design only (not 100% tested).



4.4.4 External Bus Timing

Table 17CLKOUT Reference Signal

Parameter	Symbol		Limits		Unit
			Min.	Max.	
CLKOUT cycle time	tc_5	CC	30) ¹⁾	ns
CLKOUT high time	tc ₆	CC	8	-	ns
CLKOUT low time	<i>tc</i> ₇	CC	6	-	ns
CLKOUT rise time	tc ₈	CC	-	4	ns
CLKOUT fall time	tc ₉	CC	-	4	ns

1) The CLKOUT cycle time is influenced by the PLL jitter.

For a single CLKOUT cycle (2 TCL) the deviation caused by the PLL jitter is below 1 ns (for f_{CPU} > 25 MHz). For longer periods the relative deviation decreases (see PLL deviation formula).



Figure 15 CLKOUT Signal Timing

Variable Memory Cycles

The bus timing shown below is programmable via the BUSCONx registers. The duration of ALE and two types of waitstates can be selected. This table summarizes the possible bus cycle durations.

Tahlo 18	Variablo	Momory	Cycles
	variable	wernory	Cycles

Bus Cycle Type	Bus Cycle Duration	Unit	25/33 MHz, 0 Waitstates
Demultiplexed bus cycle with normal ALE	4 + 2 × (15 - <mctc>) + 2 × (1 - <mttc>)</mttc></mctc>	TCL	80 ns/60.6 ns
Demultiplexed bus cycle with extended ALE	6 + 2 × (15 - <mctc>) + 2 × (1 - <mttc>)</mttc></mctc>	TCL	120 ns/90.9 ns
Multiplexed bus cycle with normal ALE	6 + 2 × (15 - <mctc>) + 2 × (1 - <mttc>)</mttc></mctc>	TCL	120 ns/90.9 ns
Multiplexed bus cycle with extended ALE	8 + 2 × (15 - <mctc>) + 2 × (1 - <mttc>)</mttc></mctc>	TCL	160 ns/121.2 ns





Figure 17 Demultiplexed Bus, Read Access



C167CR C167SR

Electrical Parameters



Figure 21 External Bus Arbitration, Releasing the Bus

Notes

- 1. The C167CR will complete the currently running bus cycle before granting bus access.
- 2. This is the first possibility for \overline{BREQ} to get active.
- 3. The \overline{CS} outputs will be resistive high (pull-up) after t_{33} . Latched \overline{CS} outputs are driven high for 1 TCL before the output drivers are switched off.