

Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

E·XFL

2 0 0 0 0 0	
Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	10
Number of Gates	-
Number of I/O	-
Operating Temperature	0°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	28-LCC (J-Lead)
Supplier Device Package	28-PLCC (11.51x11.51)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/gal22lv10c-10lj

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



GAL[®]22LV10 Device Datasheet

June 2010

All Devices Discontinued!

Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet.

The original datasheet pages have not been modified and do not reflect those changes. Please refer to the table below for reference PCN and current product status.

Product Line	Ordering Part Number	Product Status	Reference PCN
	GAL22LV10C-7LJ		PCN#06-07
	GAL22LV10C-7LJN		<u>1 CIN#00-07</u>
GAL22LV10C	GAL22LV10C-10LJ	Discontinued	
GALZZEVIUC	GAL22LV10C-10LJN	Discontinueu	PCN#09-10
	GAL22LV10C-15LJ		<u>FCIN#09-10</u>
	GAL22LV10C-15LJN		
	GAL22LV10D-4LJ		
GAL22LV10D	GAL22LV10D-4LJN	Discontinued	PCN#09-10
GALZZEVIUD	GAL22LV10D-5LJ	<u>FCIN#09-10</u>	
	GAL22LV10D-5LJN		





IL

1

GAL22LV10

Low Voltage E²CMOS PLD Generic Array Logic™

RESET

8,

10

12,

OLMC

OLMC

OLMO

OLMO

OLMC

Τ

OLMO

14

12,

- I/O/Q

- I/O/Q

1/0/0

🗾 1/0/Q

____ I/O/Q

-_ I/O/Q

- I/O/Q

Features


- HIGH PERFORMANCE E²CMOS[®] TECHNOLOGY
 - 4 ns Maximum Propagation Delay
 - Fmax = 250 MHz
 - 3 ns Maximum from Clock Input to Data Output
- UltraMOS[®] Advanced CMOS Technology
- 3.3V LOW VOLTAGE 22V10 ARCHITECTURE
 - JEDEC-Compatible 3.3V Interface Standard
- 5V Compatible Inputs
- I/O Interfaces with Standard 5V TTL Devices (GAL22LV10C)
- ACTIVE PULL-UPS ON ALL PINS (GAL22LV10D)
- E² CELL TECHNOLOGY
 - Reconfigurable Logic
 - Reprogrammable Cells
 - 100% Tested/100% Yields
 - High Speed Electrical Erasure (<100ms)
 - 20 Year Data Retention
- TEN OUTPUT LOGIC MACROCELLS
 - Maximum Flexibility for Complex Logic Designs
- Programmable Output Polarity
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
 100% Functional Testability
- APPLICATIONS INCLUDE:
- Glue Logic for 3.3V Systems
- DMA Control
- State Machine Control
- High Speed Graphics Processing
- Standard Logic Speed Upgrade
- ELECTRONIC SIGNATURE FOR IDENTIFICATION
- · LEAD-FREE PACKAGE OPTIONS

Description


The GAL22LV10D, at 4 ns maximum propagation delay time, provides the highest speed performance available in the PLD market. The GAL22LV10C can interface with both 3.3V and 5V signal levels. The GAL22LV10 is manufactured using Lattice Semiconductor's advanced 3.3V E²CMOS process, which combines CMOS with Electrically Erasable (E²) floating gate technology. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and efficiently.

The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.



Pin Configuration



Copyright © 2008 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

August 2008

Functional Block Diagram

GRAMMABI

Ō

ARRAY

d

Ζ

32X44



GAL22LV10 Ordering Information


Conventional Packaging

Commercial Grade Specifications

Tpd (ns)	Tsu (ns)	Tco (ns)	lcc (mA)	Ordering #	Package
4	3	3	130	GAL22LV10D-4LJ	28-Lead PLCC
5	3.5	3.5	130	GAL22LV10D-5LJ	28-Lead PLCC
7.5	6.5	5	75	GAL22LV10C-7LJ ¹	28-Lead PLCC
10	7.5	6.5	75	GAL22LV10C-10LJ	28-Lead PLCC
15	10	10	75	GAL22LV10C-15LJ	28-Lead PLCC
ead-Free	Packagi				
	Packagir ial Grade S Tsu (ns)	ng Specificati Tco (ns)	ions Icc (mA)	Ordering #	Package
Commerci	ial Grade	Specificati		Ordering # GAL22LV10D-4LJN	Package Lead-Free 28-Lead PLCC
Commerc Tpd (ns)	ial Grade S Tsu (ns)	Specificati Tco (ns)	lcc (mA)		
Commerci Tpd (ns) 4	ial Grade S Tsu (ns) 3	Specificati Tco (ns) 3	Icc (mA) 130	GAL22LV10D-4LJN	Lead-Free 28-Lead PLCC
Commerci Tpd (ns) 4 5	ial Grade 9 Tsu (ns) 3 3.5	Specificati Tco (ns) 3 3.5	Icc (mA) 130 130	GAL22LV10D-4LJN GAL22LV10D-5LJN	Lead-Free 28-Lead PLCC Lead-Free 28-Lead PLCC

1. Discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

Part Number Description






Output Logic Macrocell (OLMC)

The GAL22LV10 has a variable number of product terms per OLMC. Of the ten available OLMCs, two OLMCs have access to eight product terms (pins 17 and 27), two have ten product terms (pins 18 and 26), two have twelve product terms (pins 19 and 25), two have fourteen product terms (pins 20 and 24), and two OLMCs have sixteen product terms (pins 21 and 23). In addition to the product terms available for logic, each OLMC has an additional product-term dedicated to output enable control.

The output polarity of each OLMC can be individually programmed to be true or inverting, in either combinatorial or registered mode. This allows each output to be individually configured as either active high or active low. The GAL22LV10 has a product term for Asynchronous Reset (AR) and a product term for Synchronous Preset (SP). These two product terms are common to all registered OLMCs. The Asynchronous Reset sets all registers to zero any time this dedicated product term is asserted. The Synchronous Preset sets all registers to a logic one on the rising edge of the next clock pulse after this product term is asserted.

NOTE: The AR and SP product terms will force the Q output of the flip-flop into the same state regardless of the polarity of the output. Therefore, a reset operation, which sets the register output to a zero, may result in either a high or low at the output pin, depending on the pin polarity chosen.



Output Logic Macrocell Configurations

Each of the Macrocells of the GAL22LV10 has two primary functional modes: registered, and combinatorial I/O. The modes and the output polarity are set by two bits (SO and S1), which are normally controlled by the logic compiler. Each of these two primary modes, and the bit settings required to enable them, are described below and on the following page.

REGISTERED

In registered mode the output pin associated with an individual OLMC is driven by the Q output of that OLMC's D-type flip-flop. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low). Output tri-state control is available as an individual product-term for each OLMC, and can therefore be defined by a logic equation. The D flip-flop's /Q output is fed back into the AND array, with both the true and complement of the feedback available as inputs to the AND array.

NOTE: In registered mode, the feedback is from the /Q output of the register, and not from the pin; therefore, a pin defined as registered is an output only, and cannot be used for dynamic I/O, as can the combinatorial pins.


COMBINATORIAL I/O

In combinatorial mode the pin associated with an individual OLMC is driven by the output of the sum term gate. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low). Output tri-state control is available as an individual product-term for each output, and may be individually set by the compiler as either "on" (dedicated output), "off" (dedicated input), or "product-term driven" (dynamic I/O). Feedback into the AND array is from the pin side of the output enable buffer. Both polarities (true and inverted) of the pin are fed back into the AND array.



Specifications GAL22LV10

Registered Mode





GAL22LV10 Logic Diagram/JEDEC Fuse Map



5



Absolute Maximum Ratings(1)

Supply voltage V _{cc}	0.5 to +4.6V
Input voltage applied	0.5 to +5.6V
I/O voltage applied	0.5 to +4.6V
Off-state output voltage applied	0.5 to +4.6V
Storage Temperature	65 to 150°C
Ambient Temperature with	

Power Applied-55 to 125°C

 Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Electrical Characteristics

Commercial Devices: Ambient Temperature (T_A) 0 to 75°C Supply voltage (V_{cc})

Recommended Operating Conditions

with Respect to Ground	+3.0 to +3.6V



Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
VIL	Input Low Voltage		Vss - 0.3	_	0.8	V
V ΙΗ	Input High Voltage		2.0	_	5.25	V
	I/O High Voltage		2.0	_	Vcc+0.5	V
IIL ¹	Input or I/O Low Leakage Current	0V ≤ V IN ≤ V IL (MAX.)	—	_	-100	μΑ
Ін	Input or I/O High Leakage Current	(Vcc-0.2)V ≤ V IN ≤ V CC	—	_	10	μA
	Input High Leakage Current	$V_{CC} \leq V_{IN} \leq 5.25V$	_	_	10	μΑ
	I/O High Leakage Current	Vcc < VIN < 4.6V	_	_	20	mA
VOL	Output Low Voltage	IOL = MAX. Vin = VIL or VIH	-	_	0.4	V
		lo∟ = 500μA Vin = Vı∟ or Vıн	-	_	0.2	V
Vон	Output High Voltage	Ioн = MAX. Vin = VIL or VIH	2.4	_	_	V
		Ион = -100μA Vin = Vı∟ or Vıн	V cc-0.2V	_	_	V
IOL	Low Level Output Current		_	_	8	mA
Юн	High Level Output Current		-	_	-8	mA
IOS ²	Output Short Circuit Current	V _{CC} = 3.3V V _{OUT} = 0.5V T _A = 25°C	-15	_	-80	mA

COMMERCIAL

Icc	Operating Power	$V_{IL} = 0V$ $V_{IH} = 3.0V$ Unused Inputs at V_{IL}	_	90	130	mA
	Supply Current	ftoggle = 1MHz Outputs Open				

1) The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.

3) Typical values are at Vcc = 3.3V and T_A = 25 $^\circ\text{C}$



AC Switching Characteristics

			CC	ОМ	cc	М	
PARAMETER	TEST	DESCRIPTION	-4	1	-5		UNITS
PARAMETER	COND ¹ .		MIN.	MAX.	MIN.	МАХ.	UNITS
tpd ²	А	Input or I/O to Combinational Output	1	4	1	5	ns
tco ²	А	Clock to Output Delay	1	3	1	3.5	ns
t cf ^₃	_	Clock to Feedback Delay		2.5	_	3	ns
t su	_	Setup Time, Input or Feedback before Clock↑	3	-	3.5		ns
th	_	Hold Time, Input or Feedback after Clock↑	0	- •	0	-	ns
	A	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	167		143		MHz
fmax⁴	A	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	182		154	—	MHz
	A	Maximum Clock Frequency with No Feedback			200	_	MHz
twh⁴	—	Clock Pulse Duration, High	2	-	2.5	_	ns
twl⁴	—	Clock Pulse Duration, Low	2	_	2.5	—	ns
ten	В	Input or I/O to Output Enabled	1	5	1	6	ns
t dis	С	Input or I/O to Output Disabled	1	5	1	6	ns
tar	А	Input or I/O to Asynchronous Reset of Register		4.5	1	5.5	ns
tarw	_	Asynchronous Reset Pulse Duration		_	5.5	_	ns
tarr	_	Asynchronous Reset to Clock↑ Recovery Time	3.5	—	4	_	ns
t spr	_	Synchronous Preset to Clock Recovery Time	3.5	-	4	_	ns

1) Refer to Switching Test Conditions section.

2) Minimum values for tpd and tco are not 100% tested but established by characterization.
3) Calculated from fmax with internal feedback. Refer to fmax Descriptions section.

4) Refer to fmax Descriptions section. Characterized but not 100% tested.

Capacitance ($T_A = 25^{\circ}C$, f = 1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C	Input Capacitance	5	pF	$V_{cc} = 3.3V, V_1 = 0V$
C _{I/O}	I/O Capacitance	5	pF	$V_{\rm CC} = 3.3 V, V_{\rm I/O} = 0 V$



Absolute Maximum Ratings⁽¹⁾

Supply voltage V $_{\rm cc}$ 0.5 to +5.6V	,
Input voltage applied0.5 to +5.6V Off-state output voltage applied0.5 to +5.6V	,
Storage Temperature65 to 150°C Ambient Temperature with	
Power Applied55 to 125°C 1. Stresses above those listed under the "Absolute Maximum	
Ratings" may cause permanent damage to the device. Thes	

Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

Recommended Operating Conditions

Commercial Devices:

Ambient Temperature (T_{A})	0 to +75°C
Supply voltage (V _{cc})	
with Respect to Ground	+3.0 to +3.6V

DC Electrical Characteristics

	Over Recommended Ope	rating Conditions (Unless Otherwise	Specified)			1
SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ²	МАХ.	UNITS
VIL	Input Low Voltage		Vss - 0.5	_	0.8	V
VIH	Input High Voltage		2.0	_	5.25	V
lı∟	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} (MAX.)$		_	-10	μA
Ін	Input or I/O High Leakage Current	(Vcc - 0.2)V ≤ VIN ≤ Vcc	_	_	10	μA
		Vcc ≤ VIN ≤ 5.25V	_	_	30	mA
VOL	Output Low Voltage	IoL = 8mA Vin = VIL or VIH	_	_	0.4	V
		Io∟ = 16 mA Vin = Vi⊳or Viн	_	_	0.5	V
		10∟ = 0.5 mA Vin = VIL or VIH	_	_	0.2	V
Vон	Output High Voltage	lон = MAX. Vin = Vı∟ or Vıн	2.4	_	_	V
		I OH = -0.5 mA Vin = VIL or VIH	Vcc-0.45	_	_	V
		Ι οΗ = -100 μA V in = V IL or V IH	Vcc-0.2	_	_	V
IOL	Low Level Output Current	V OL = 0.4 V	_	_	8	mA
		V OL = 0.5V	-	_	16	mA
Юн	High Level Output Current		_	_	-4	mA
OS ¹	Output Short Circuit Current	V CC = 3.3V V OUT = 0.5V T A = 25°C	-15	_	-60	mA

COMMERCIAL

Icc	Operating Power	$V_{IL} = 0.0V$ $V_{IH} = 3.0V$	_	45	75	mA
	Supply Current	ftoggle = 1MHz Outputs Open				

1) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.

2) Typical values are at Vcc = 3.3V and T_A = 25 $^\circ\text{C}$



AC Switching Characteristics

			co	ОМ	co	ОМ	cc	М	
PARAM			-7		-10		-15		UNITS
PARAM	COND.1			MAX.	MIN.	MAX.	MIN.	MAX.	
t pd ²	A	Input or I/O to Combinatorial Output	2	7.5	2	10	2	15	ns
tco ²	A	Clock to Output Delay	1	5	1	6.5	1	10	ns
t cf³	_	Clock to Feedback Delay	-	3	$\left(- \right)$	5	—	5	ns
t su	_	Setup Time, Input or Fdbk before Clk↑	6		7.5	-	10		ns
th	_	Hold Time, Input or Fdbk after Clk↑	0		0		0	_	ns
	A	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	91	-	71	-	50		MHz
f max⁴	A	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	111	-	80		66	-	MHz
	A	Maximum Clock Frequency with 125 - 111 No Feedback		111	-	83	-	MHz	
twh	_	Clock Pulse Duration, High	3.5		4	_	6	-	ns
twl	_	Clock Pulse Duration, Low	3.5	-	4	_	6	_	ns
t en	В	Input or I/O to Output Enabled	2	10	2	12	2	15	ns
t dis	С	Input or I/O to Output Disabled 2		10	2	12	2	15	ns
tar	A	Input or I/O to Asynch. Reset of Reg.		11	2	13	2	20	ns
t arw	_	Asynch. Reset Pulse Duration 6 -		-	8	-	10	-	ns
tarr	_	Asynch. Reset to Clk↑ Recovery Time	6	_	8	_	10	_	ns
t spr	_	Synch. Preset to Clk↑ Recovery Time	6	_	8	_	10	_	ns

1) Refer to Switching Test Conditions section.

2) Minimum values for tpd and tco are not 100% tested but established by characterization.

3) Calculated from fmax with internal feedback. Refer to fmax Description section.


4) Refer to fmax Description section.

Capacitance ($T_A = 25^{\circ}C$, f = 1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C	Input Capacitance	8	pF	$V_{cc} = 3.3V, V_1 = 0V$
C _{I/O}	I/O Capacitance	8	pF	$V_{\rm CC} = 3.3 V, V_{\rm I/O} = 0 V$




Switching Waveforms






Specifications GAL22LV10

fmax Descriptions




fmax with External Feedback 1/(tsu+tco)

Note: fmax with external feedback is calculated from measured tsu and tco.



fmax with No Feedback

Note: fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.



Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.



+1.45V

GAL22LV10D: Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	1.5ns 10% – 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

Output Load Conditions (see figure)

Tes	Test Condition		C∟
Α		50Ω	35pF
В	High Z to Active High at 1.9V	50Ω	35pF
	High Z to Active Low at 1.0V	50Ω	35pF
С	Active High to High Z at 1.9V	50Ω	35pF
	Active Low to High Z at 1.0V	50Ω	35pF

GAL22LV10C: Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	2.0ns 10% – 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure


3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure)

Tes	t Condition	R1	R2	CL
Α		316 Ω	348 <mark>Ω</mark>	35pF
В	Active High	316Ω	348 <mark>Ω</mark>	3 <mark>5p</mark> F
	Active Low	316Ω	<u>348Ω</u>	3 <mark>5p</mark> F
С	Active High	316Ω	348Ω	5pF
	Active Low	316Ω	348Ω	5pF

FROM OUTPUT (O(Q)UNDER TEST Contraction of the second state of

 ${}^{*}C_{L}$ includes test fixture and probe capacitance.



*C L INCLUDES TEST FIXTURE AND PROBE CAPACITANCE



Electronic Signature

An electronic signature (ES) is provided in every GAL22LV10 device. It contains 64 bits of reprogrammable memory that can contain user-defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

The electronic signature is an additional feature not present in other manufacturers' 22V10 devices. To use the extra feature of the userprogrammable electronic signature it is necessary to choose a Lattice Semiconductor 22V10 device type when compiling a set of logic equations. In addition, many device programmers have two separate selections for the device, typically a GAL22LV10 and a GAL22V10-UES (UES = User Electronic Signature) or GAL22V10-ES. This allows users to maintain compatibility with existing 22V10 designs, while still having the option to use the GAL device's extra feature.

The JEDEC map for the GAL22LV10 contains the 64 extra fuses for the electronic signature, for a total of 5892 fuses. However, the GAL22LV10 device can still be programmed with a standard 22V10 JEDEC map (5828 fuses) with any qualified device programmer.

Security Cell

A security cell is provided in every GAL22LV10 device to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by re-programming the device, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

Latch-Up Protection

GAL22LV10 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch.

Device Programming

GAL devices are programmed using a Lattice Semiconductorapproved Logic Programmer, available from a number of manufacturers (see the the GAL Development Tools section). Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle.

Output Register Preload

When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because certain events may occur during system operation that throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.


The GAL22LV10 device includes circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors perform output register preload automatically.

Input Buffers

GAL22LV10 devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices.


The input and I/O pins on the GAL22LV10D also have built-in active pull-ups. As a result, floating inputs will float to a TTL high (logic 1). However, Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to an adjacent active input, Vcc, or ground. Doing so will tend to improve noise immunity and reduce lcc for the device. (See equivalent input and I/O schematics on the following page.)

Typical Input Pull-up Characteristic








Power-Up Reset



Circuitry within the GAL22V10 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr, 1µs MAX). As a result, the state on the registered output pins (if they are enabled) will be either high or low on power-up, depending on the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. The timing diagram for power-up is shown below. Because of the asynchronous nature of system power-up, some conditions must be met to provide a valid power-up reset of the GAL22V10. First, the Vcc rise must be monotonic. Second, the clock input must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.








Typ. Vref = Vcc

Typical Input

Typical Output




GAL22LV10D: Typical AC and DC Characteristic Diagrams






GAL22LV10D: Typical AC and DC Characteristic Diagrams






GAL22LV10C: Typical AC and DC Characteristic Diagrams





GAL22LV10C: Typical AC and DC Characteristic Diagrams





Specifications GAL22LV10

Revision History

Date	Version	Change Summary
-	22lv10_05	Previous Lattice release.
August 2006	22lv10_06	Updated for lead-free package options.
August 2008	22lv10_07	Correction for DC electrical characteristics.