Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

#### Details

Product Status	Obsolete
Programmable Type	In System Programmable (min 10K program/erase cycles)
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	2
Number of Macrocells	36
Number of Gates	800
Number of I/O	34
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc9536-10pc44c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



DS064 (v6.3) April 3, 2006

# XC9536 In-System Programmable CPLD

**Product Specification** 

## **Features**

- 5 ns pin-to-pin logic delays on all pins
- f<sub>CNT</sub> to 100 MHz
- 36 macrocells with 800 usable gates
- Up to 34 user I/O pins
- 5V in-system programmable
  - Endurance of 10,000 program/erase cycles
  - Program/erase over full commercial voltage and temperature range
- Enhanced pin-locking architecture
- Flexible 36V18 Function Block
  - 90 product terms drive any or all of 18 macrocells within Function Block
  - Global and product term clocks, output enables, set and reset signals
- Extensive IEEE Std 1149.1 boundary-scan (JTAG) support
- Programmable power reduction mode in each macrocell
- Slew rate control on individual outputs
- User programmable ground pin capability
- Extended pattern security features for design protection
- High-drive 24 mA outputs
- 3.3V or 5V I/O capability
- Advanced CMOS 5V FastFLASH™ technology
- Supports parallel programming of more than one XC9500 concurrently
- Available in 44-pin PLCC, 44-pin VQFP, 48-pin CSP packages

### Description

The XC9536 is a high-performance CPLD providing advanced in-system programming and test capabilities for general purpose logic integration. It is comprised of eight 36V18 Function Blocks, providing 800 usable gates with propagation delays of 5 ns. See Figure 2 for the architecture overview.

### **Power Management**

Power dissipation can be reduced in the XC9536 by configuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize power dissipation.

Operating current for each design can be approximated for specific operating conditions using the following equation:

 $I_{CC} (mA) = MC_{HP} (1.7) + MC_{LP} (0.9) + MC (0.006 mA/MHz) f$ Where:

 $MC_{HP}$  = Macrocells in high-performance mode

MC<sub>LP</sub> = Macrocells in low-power mode

MC = Total number of macrocells used

f = Clock frequency (MHz)

Figure 1 shows a typical calculation for the XC9536 device.





Figure 1: Typical I<sub>CC</sub> vs. Frequency for XC9536

© 1996-2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



DS064\_02\_110101

Figure 2: XC9536 Architecture

Function block outputs (indicated by the bold line) drive the I/O blocks directly.

### **Absolute Maximum Ratings**

Symbol	Description	Value	Units
V <sub>CC</sub>	Supply voltage relative to GND	-0.5 to 7.0	V
V <sub>IN</sub>	Input voltage relative to GND	–0.5 to V <sub>CC</sub> + 0.5	V
V <sub>TS</sub>	Voltage applied to 3-state output	-0.5 to V <sub>CC</sub> + 0.5	V
T <sub>STG</sub>	Storage temperature (ambient)	-65 to +150	°C
TJ	Junction temperature	+150	°C

#### Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

## **Recommended Operation Conditions**

Symbol	Paran	neter	Min	Max	Units
V <sub>CCINT</sub>	Supply voltage for internal logic Commercial $T_A = 0^{\circ}C$ to $70^{\circ}C$		4.75	5.25	V
	and input buffers	Industrial $T_A = -40^{\circ}C$ to $+85^{\circ}C$	4.5	5.5	
V <sub>CCIO</sub>	Supply voltage for output drivers	Commercial $T_A = 0^{\circ}C$ to $70^{\circ}C$	4.75	5.25	V
	for 5V operation	Industrial $T_A = -40^{\circ}C$ to $+85^{\circ}C$	4.5	5.5	
	Supply voltage for output drivers for	r 3.3V operation	3.0	3.6	
V <sub>IL</sub>	Low-level input voltage		0	0.80	V
V <sub>IH</sub>	High-level input voltage	2.0	V <sub>CCINT</sub> + 0.5	V	
Vo	Output voltage		0	V <sub>CCIO</sub>	V

### **Quality and Reliability Characteristics**

Symbol	Parameter	Min	Max	Units
T <sub>DR</sub>	Data Retention	20	-	Years
N <sub>PE</sub>	Program/Erase Cycles (Endurance)	10,000	-	Cycles

### **DC Characteristic Over Recommended Operating Conditions**

Symbol	Parameter	Test Conditions	Min	Max	Units
V <sub>OH</sub>	Output high voltage for 5V outputs	$I_{OH} = -4.0 \text{ mA}, V_{CC} = \text{Min}$	2.4	-	V
	Output high voltage for 3.3V outputs	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$	2.4	-	V
V <sub>OL</sub>	Output low voltage for 5V outputs	$I_{OL} = 24 \text{ mA}, V_{CC} = \text{Min}$	-	0.5	V
	Output low voltage for 3.3V outputs	$I_{OL} = 10 \text{ mA}, V_{CC} = \text{Min}$	-	0.4	V
I <sub>IL</sub>	Input leakage current	V <sub>CC</sub> = Max V <sub>IN</sub> = GND or V <sub>CC</sub>	-	±10	μA
I <sub>IH</sub>	I/O high-Z leakage current	V <sub>CC</sub> = Max V <sub>IN</sub> = GND or V <sub>CC</sub>	-	±10	μA
C <sub>IN</sub>	I/O capacitance	V <sub>IN</sub> = GND f = 1.0 MHz	-	10	pF
I <sub>CC</sub>	Operating supply current (low power mode, active)	V <sub>I</sub> = GND, No load f = 1.0 MHz	30 (Тур	pical)	mA


### **AC Characteristics**

		XC95	36-5	XC95	36-6	XC95	36-7	XC95	36-10	XC9536-15		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
T <sub>PD</sub>	I/O to output valid	-	5.0	-	6.0	-	7.5	-	10.0	-	15.0	ns
Τ <sub>SU</sub>	I/O setup time before GCK	3.5	-	3.5	-	4.5	-	6.0	-	8.0	-	ns
Т <sub>Н</sub>	I/O hold time after GCK	0	-	0	-	0	-	0	-	0	-	ns
Т <sub>СО</sub>	GCK to output valid	-	4.0	-	4.0	-	4.5	-	6.0	-	8.0	ns
f <sub>CNT</sub> <sup>(1)</sup>	16-bit counter frequency	100.0	-	100.0	-	125.0	-	111.1	-	95.2	-	MHz
f <sub>SYSTEM</sub> <sup>(2)</sup>	Multiple FB internal operating frequency	100.0	-	100.0	-	83.3	-	66.7	-	55.6	-	MHz
T <sub>PSU</sub>	I/O setup time before p-term clock input	0.5	-	0.5	-	0.5	-	2.0	-	4.0	-	ns
T <sub>PH</sub>	I/O hold time after p-term clock input	3.0	-	3.0	-	4.0	-	4.0	-	4.0	-	ns
T <sub>PCO</sub>	P-term clock output valid	-	7.0	-	7.0	-	8.5	-	10.0	-	12.0	ns
T <sub>OE</sub>	GTS to output valid	-	5.0	-	5.0	-	5.5	-	6.0	-	11.0	ns
T <sub>OD</sub>	GTS to output disable	-	5.0	-	5.0	-	5.5	-	6.0	-	11.0	ns
T <sub>POE</sub>	Product term OE to output enabled	-	9.0	-	9.0	-	9.5	-	10.0	-	14.0	ns
T <sub>POD</sub>	Product term OE to output disabled	-	9.0	-	9.0	-	9.5	-	10.0	-	14.0	ns
T <sub>WLH</sub>	GCK pulse width (High or Low)	4.0	-	4.0	-	4.0	-	4.5	-	5.5	-	ns
T <sub>APRPW</sub>	Asynchronous preset/reset pulse width (High or Low)	7.0	-	7.0	-	7.0	-	7.5	-	8.0	-	ns

#### Notes:

 $f_{CNT}$  is the fastest 16-bit counter frequency available, using the local feedback when applicable.  $f_{CNT}$  is also the Export Control Maximum flip-flop toggle rate,  $f_{TOG}$ . 1.

2. f<sub>SYSTEM</sub> is the internal operating frequency for general purpose system designs spanning multiple FBs.



Output Type	V <sub>CCIO</sub>	V <sub>TEST</sub>	R <sub>1</sub>	R <sub>2</sub>	CL
	5.0V	5.0V	160Ω	120Ω	35 pF
	3.3V	3.3V	260Ω	360Ω	35 pF

DS067\_03\_110101



# **Internal Timing Parameters**

		XC9	536-5	XC9	536-6	XC9	536-7	XC95	36-10	XC95	36-15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
Buffer D	elays											
T <sub>IN</sub>	Input buffer delay	-	1.5	-	1.5	-	2.5	-	3.5	-	4.5	ns
Т <sub>GCK</sub>	GCK buffer delay	-	1.5	-	1.5	-	1.5	-	2.5	-	3.0	ns
T <sub>GSR</sub>	GSR buffer delay	-	4.0	-	4.0	-	4.5	-	6.0	-	7.5	ns
T <sub>GTS</sub>	GTS buffer delay	-	5.0	-	5.0	-	5.5	-	6.0	-	11.0	ns
T <sub>OUT</sub>	Output buffer delay	-	2.0	-	2.0	-	2.5	-	3.0	-	4.5	ns
T <sub>EN</sub>	Output buffer enable/disable delay	-	0	-	0	-	0	-	0	-	0	ns
Product	Term Control Delays			ľ		L	L			L	L	
T <sub>PTCK</sub>	Product term clock delay	-	3.0	-	3.0	-	3.0	-	3.0	-	2.5	ns
T <sub>PTSR</sub>	Product term set/reset delay	-	1.0	-	1.0	-	2.0	-	2.5	-	3.0	ns
T <sub>PTTS</sub>	Product term 3-state delay	-	5.5	-	5.5	-	4.5	-	3.5	-	5.0	ns
Internal	Register and Combinatorial Delays											
T <sub>PDI</sub>	Combinatorial logic propagation delay	-	0.5	-	0.5	-	0.5	-	1.0	-	3.0	ns
T <sub>SUI</sub>	Register setup time	2.5	-	2.5	-	1.5	-	2.5	-	3.5	-	ns
т <sub>ні</sub>	Register hold time	1.0	-	1.0	-	3.0	-	3.5	-	4.5	-	ns
т <sub>соі</sub>	Register clock to output valid time	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	ns
T <sub>AOI</sub>	Register async. S/R to output delay	-	6.0	-	6.0	-	6.5	-	7.0	-	8.0	ns
T <sub>RAI</sub>	Register async. S/R recover before clock	5.0	-	5.0	-	7.5	-	10.0	-	10.0	-	ns
T <sub>LOGI</sub>	Internal logic delay	-	1.0	-	1.0	-	2.0	-	2.5	-	3.0	ns
T <sub>LOGILP</sub>	Internal low power logic delay	-	9.0	-	9.0	-	10.0	-	11.0	-	11.5	ns
Feedbac	k Delays	1	1	I.	1	1	L	1	1	L	L	1
Τ <sub>F</sub>	FastCONNECT feedback delay	-	6.0	-	6.0	-	8.0	-	9.5	-	11.0	ns
Time Ad	ders			·	•							<u>.</u>
T <sub>PTA</sub> <sup>(1)</sup>	Incremental product term allocator delay	-	0.8	-	0.8	-	1.0	-	1.0	-	1.0	ns
T <sub>SLEW</sub>	Slew-rate limited delay	-	3.5	-	3.5	-	4.0	-	4.5	-	5.0	ns

#### Notes:

1. T<sub>PTA</sub> is multiplied by the span of the function as defined in the XC9500 family data sheet.

### XC9536 I/O Pins

Function	Macroce				BSca n	Function	Macroce				BSca n
Block	ll	PC44	VQ44	CS48	Order	Block	ll	PC44	VQ44	CS48	Order
1	1	2	40	D6	105	2	1	1	39	D7	51
1	2	3	41	C7	102	2	2	44	38	E5	48
1	3	5[1]	43 <sup>[1]</sup>	B7 <sup>[1]</sup>	99	2	3	42 <sup>[1]</sup>	36 <sup>[1]</sup>	E6 <sup>[1]</sup>	45
1	4	4	42	C6	96	2	4	43	37	E7	42
1	5	6 <sup>[1]</sup>	44[1]	B6 <sup>[1]</sup>	93	2	5	40 <sup>[1]</sup>	34[1]	F6 <sup>[1]</sup>	39
1	6	8	2	A6	90	2	6	39 <sup>[1]</sup>	33 <sup>[1]</sup>	G7 <sup>[1]</sup>	36
1	7	7[1]	1[1]	A7 <sup>[1]</sup>	87	2	7	38	32	G6	33
1	8	9	3	C5	84	2	8	37	31	F5	30
1	9	11	5	B5	81	2	9	36	30	G5	27
1	10	12	6	A4	78	2	10	35	29	F4	24
1	11	13	7	B4	75	2	11	34	28	G4	21
1	12	14	8	A3	72	2	12	33	27	E3	18
1	13	18	12	B2	69	2	13	29	23	F2	15
1	14	19	13	B1	66	2	14	28	22	G1	12
1	15	20	14	C2	63	2	15	27	21	F1	9
1	16	22	16	C3	60	2	16	26	20	E2	6
1	17	24	18	D2	57	2	17	25	19	E1	3
1	18	_	_	-	54	2	18	-	-	-	0


Notes: :

1. Global control pin.

## XC9536 Global, JTAG and Power Pins

Pin Type	PC44	VQ44	CS48
I/O/GCK1	5	43	B7
I/O/GCK2	6	44	B6
I/O/GCK3	7	1	A7
I/O/GTS1	42	36	E6
I/O/GTS2	40	34	F6
I/O/GSR	39	33	G7
TCK	17	11	A1
TDI	15	9	B3
TDO	30	24	G2
TMS	16	10	A2
V <sub>CCINT</sub> 5V	21, 41	15, 35	C1,F7
V <sub>CCIO</sub> 3.3V/5V	32	26	G3
GND	23, 10, 31	17, 4, 25	A5, D1, F3
No Connects	—		C4, D3, D4, E4

## **Device Part Marking and Ordering Combination Information**



Sample package with part marking.

#### Notes:

- 1. Due to the small size of chip scale packages, part marking on these packages does not follow the above sample and the complete part number cannot be included in the marking. Part marking on chip scale packages by line:
  - Line 1 = X (Xilinx logo), then truncated part number (no XC), i.e., 95xxx.
  - Line 2 = Not related to device part number.
  - Line 3 = Not related to device part number.
  - Line 4 = Package code, speed, operating temperature, three digits not related to device part number. Package code: C1 = CS48.

Device Ordering and Part Marking Number	Speed (pin-to-pin delay)	Pkg. Symbol	No. of Pins	Package Type	Operating Range <sup>(1)</sup>
XC9536-5PC44C	5 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	С
XC9536-5PCG44C	5 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	С
XC9536-5VQ44C	5 ns	VQ44	44-pin	Very Thin Quad Flat Pack (VQFP)	С
XC9536-5VQG44C	5 ns	VQG44	44-pin	Very Thin Quad Flat Pack (VQFP); Pb-Free	С
XC9536-5CS48C	5 ns	CS48	48-ball	Chip Scale Package (CSP)	С
XC9536-5CSG48C	5 ns	CSG48	48-ball	Chip Scale Package (CSP); Pb-Free	С
XC9536-6PC44C	6 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	С
XC9536-6PCG44C	6 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	С
XC9536-6VQ44C	6 ns	VQ44	44-pin	Very Thin Quad Flat Pack (VQFP)	С
XC9536-6VQG44C	6 ns	VQG44	44-pin	Very Thin Quad Flat Pack (VQFP); Pb-Free	С
XC9536-7PC44C	7.5 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	С
XC9536-7PCG44C	7.5 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	С
XC9536-7VQ44C	7.5 ns	VQ44	44-pin	Very Thin Quad Flat Pack (VQFP)	С
XC9536-7VQG44C	7.5 ns	VQG44	44-pin	Very Thin Quad Flat Pack (VQFP); Pb-Free	С
XC9536-7CS48C	7.5 ns	CS48	48-ball	Chip Scale Package (CSP)	С
XC9536-7CSG48C	7.5 ns	CSG48	48-ball	Chip Scale Package (CSP); Pb-Free	С
XC9536-7PC44I	7.5 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	I
XC9536-7PCG44I	7.5 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	I
XC9536-7VQ44I	7.5 ns	VQ44	44-pin	Very Thin Quad Flat Pack (VQFP)	I
XC9536-7VQG44I	7.5 ns	VQG44	44-pin	Very Thin Quad Flat Pack (VQFP); Pb-Free	I
XC9536-10PC44C	10 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	С
XC9536-10PCG44C	10 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	С
XC9536-10VQ44C	10 ns	VQ44	44-pin	Very Thin Quad Flat Pack (VQFP)	С

Device Ordering and Part Marking Number	Speed (pin-to-pin delay)	Pkg. Symbol	No. of Pins	Package Type	Operating Range <sup>(1)</sup>
XC9536-10VQG44C	10 ns	VQG44	44-pin	Very Thin Quad Flat Pack (VQFP); Pb-Free	С
XC9536-10CS48C	10 ns	CS48	48-ball	Chip Scale Package (CSP)	С
XC9536-10CSG48C	10 ns	CSG48	48-ball	Chip Scale Package (CSP); Pb-Free	С
XC9536-10PC44I	10 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	I
XC9536-10PCG44I	10 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	I
XC9536-10VQ44I	10 ns	VQ44	44-pin	Very Thin Quad Flat Pack (VQFP)	I
XC9536-10VQG44I	10 ns	VQG44	44-pin	Very Thin Quad Flat Pack (VQFP); Pb-Free	I
XC9536-10CS48I	10 ns	CS48	48-ball	Chip Scale Package (CSP)	I
XC9536-10CSG48I	10 ns	CSG48	48-ball	Chip Scale Package (CSP); Pb-Free	I
XC9536-15PC44C	15 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	С
XC9536-15PCG44C	15 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	С
XC9536-15VQ44C	15 ns	VQ44	44-pin	Very Thin Quad Flat Pack (VQFP)	С
XC9536-15VQG44C	15 ns	VQG44	44-pin	Very Thin Quad Flat Pack (VQFP); Pb-Free	С
XC9536-15PC44I	15 ns	PC44	44-pin	Plastic Lead Chip Carrier (PLCC)	I
XC9536-15PCG44I	15 ns	PCG44	44-pin	Plastic Lead Chip Carrier (PLCC); Pb-Free	I
XC9536-15VQ44I	15 ns	VQ44	44-pin	Very Thin Quad Flat Pack (VQFP)	l
XC9536-15VQG44I	15 ns	VQG44	44-pin	Very Thin Quad Flat Pack (VQFP); Pb-Free	I

#### Notes:

1. C = Commercial:  $T_A = 0^\circ$  to +70°C; I = Industrial:  $T_A = -40^\circ$  to +85°C.

### **Warranty Disclaimer**

THESE PRODUCTS ARE SUBJECT TO THE TERMS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <a href="http://www.xilinx.com/warranty.htm">http://www.xilinx.com/warranty.htm</a>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF THE PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE THEN-CURRENT XILINX DATA SHEET FOR THE PRODUCTS. PRODUCTS ARE NOT DESIGNED TO BE FAIL-SAFE AND ARE NOT WARRANTED FOR USE IN APPLICATIONS THAT POSE A RISK OF PHYSICAL HARM OR LOSS OF LIFE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULLY AT THE RISK OF CUSTOMER SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

### **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
12/04/98	5.0	Revised datga sheet to remove PCI compliancy statement and remove $T_{LF}$
06/18/03	6.0	Updated format.
08/21/03	6.1	Updated Package Device Marking Pin 1 orientation.
04/15/05	6.2	Added Asynchronous Preset Reset Pulse Width Specification (T <sub>APRPW</sub> )
04/03/06	6.3	Added Warranty Disclaimer. Added Pb-Free package ordering information.