



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-LQFP
Supplier Device Package	36-QFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87fbh08au-eb-3h

- ■AD converter: 12 bits/8 bits × 11 channels
 - Successive approximation
 - 12 bits/8 bits AD converter resolution selectable
 - Port input: 10 channels, Reference voltage input: 1 channel
- ■PWM: Multifrequency 12-bit PWM × 2 channels
- ■Reference voltage generator circuit (VREF17)
 - Capable of monitoring the power supply voltage by AD conversion of frequency variable RC oscillator circuit's reference voltage.
- ■Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)
 - Noise rejection function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)

■Clock Output Function

- Capable generating clock outputs with a frequency of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 of the source clock selected as the system clock.
- Capable of generating the source clock for the subclock.

■Watchdog Timer

- Capable of generating an internal reset on an overflow of a timer running on the low-speed RC oscillator clock or subclock.
- Operating mode at standby is selectable from 3 modes (continue counting/stop operation/stop counting with a count value held).

■Interrupts

- 20 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/base timer
5	00023H	H or L	ТОН
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7/ PWM4, PWM5
10	0004BH	H or L	Port 0

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- ■Subroutine Stack Levels: 128levels (The stack is allocated in RAM.)
- ■High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
24 bits ÷ 16 bits
16 tCYC execution time)
25 tCYC execution time
26 tCYC execution time
27 tCYC execution time
28 tCYC execution time
29 times to the total time
20 times to the total time
21 tCYC execution time
22 tCYC execution time
23 times to the total time
24 times to the total time
25 times to the total times
26 times to the total time
27 times to the total times
28 times to the total times
29 times to the total times
30 times to the total times
40 times to the tot

■Oscillation Circuits

• Internal oscillation circuits

Low-speed RC oscillation circuit (SRC): For system clock / For Watchdog timer (100kHz)

Medium-speed RC oscillation circuit (RC): For system clock (1MHz)

Frequency variable RC oscillation circuit (MRC): For system clock (8MHz ± 1.5%, Ta=-10°C to +85°C)

• External oscillation circuits

Hi-speed CF oscillation circuit (CF): For system clock, with internal Rf

Low speed crystal oscillation circuit (X'tal): For low-speed system clock / For Watchdog timer, with internal Rf

- 1) The CF and crystal oscillation circuits share the same pins. The active circuit is selected under program control.
- 2) Both the CF and crystal oscillator circuits stop operation on a system reset. After reset is released, oscillation is stopped so start the oscillation operation by program.

■System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).

■Internal Reset Function

- Power-on reset (POR) function
 - 1) POR reset is generated only at power-on time.
 - 2) The POR release level can be selected from 8 levels (1.67V, 1.97V, 2.07V, 2.37V, 2.57V, 2.87V, 3.86V, and 4.35V) through option configuration.
- Low-voltage detection reset (LVD) function
 - 1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
 - 2) The use or disuse of the LVD function and the low voltage threshold level (7 levels: 1.91V, 2.01V, 2.31V, 2.51V, 2.81V, 3.79V, 4.28V) can be selected by optional configuration.

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
 - 2) There are four ways of resetting the HALT mode.
 - (1) Setting the reset pin to the low level
 - (2) System resetting by low-voltage detection
 - (3) System resetting by watchdog timer
 - (4) Occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, low-/medium-/ Frequency variable RC, and crystal oscillators automatically stop operation.

Note: The oscillation of the low-speed RC oscillator is also controlled directly by the watchdog timer and its standby-mode-time oscillation is also controlled.


- 2) There are five ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the lower level.
 - (2) System resetting by low-voltage detection
 - (3) System resetting by watchdog timer
 - (4) Having an interrupt source established at either INT0, INT1, INT2, INT4, INT5
 - * INTO and INT1 HOLD mode reset is available only when level detection is set.
 - (5) Having an interrupt source established at port 0.


Package Dimensions


unit: mm

LQFP36 7x7 / QFP36

CASE 561AV ISSUE A









SOLDERING FOOTPRINT*


8.40 (Unit: mm) 8.40 0.65 0.43 00

GENERIC MARKING DIAGRAM*





DD = Additional Traceability Data



XXXXX = Specific Device Code Y = Year

M = Month

DDD = Additional Traceability Data

*This information is generic. Please refer to device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot "■", may or may not be present.

NOTE: The measurements are not to guarantee but for reference only.


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


Package Dimensions


unit: mm
[Build to order]

VQLP32 4x4

CASE 602AE ISSUE A








BOTTOM VIEW

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS

	MILLIM	IETERS
DIM	MIN.	MAX.
Α		0.85
A1		0.05
b	0.15	0.25
D	4.00	BSC
E	4.00	BSC
е	0.40	BSC
L	0.30	0.40



RECOMMENDED
MOUNTING FOOTPRINT

GENERIC MARKING DIAGRAM*




XXXXX = Specific Device Code
Y = Year
M = Month
DDD = Additional Traceability Data



XXXXX = Specific Device Code Y = Year DD = Additional Traceability Data *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.

Pin Assignment

LQFP36 7x7 / QFP36




QFP36	NAME
1	P73/INT3/T0IN
2	RES
3	N.C.
4	V _{SS} 1
5	CF1/XT1
6	CF2/XT2
7	V _{DD} 1
8	P10/SO0
9	P11/SI0/SB0
10	P12/SCK0
11	P13/SO1/DBGP12
12	P14/SI1/SB1/DBGP11
13	P15/SCK1/DBGP10
14	N.C.
15	N.C.
16	P16/T1PWML
17	P17/T1PWMH/BUZ
18	P20/UTX/INT4/T1IN/PWM4

QFP36	NAME
19	P21/URX/INT4/T1IN/PWM5
20	P30/PWM4/INT5/T1IN
21	P31/PWM5/INT5/T1IN
22	N.C.
23	V _{SS} 2
24	P00/AN0
25	P01/AN1
26	P02/AN2
27	P03/AN3
28	P04/AN4
29	P05/AN5/CKO/DBGP00
30	P06/AN6/T6O/DBGP01
31	P07/T7O/DBGP02
32	N.C.
33	N.C.
34	P70/INT0/T0LCP/AN8
35	P71/INT1/T0HCP/AN9
36	P72/INT2/T0IN/AN10

Note: N.C. pins must be held open (disconnected).

Pin Assignment

VQLP32 4x4 [Buitd to order]



VQLP32	NAME
1	RES
2	N.C.
3	V _{SS} 1
4	CF1/XT1
5	CF2/XT2
6	V _{DD} 1
7	P10/S00
8	P11/SI0/SB0
9	P12/SCK0
10	P13/SO1/DBGP12
11	P14/SI1/SB1/DBGP11
12	P15/SCK1/DBGP10
13	P16/T1PWML
14	P17/T1PWMH/BUZ
15	N.C.
16	P20/UTX/INT4/T1IN/PWM4

VQLP32	NAME
17	P21/URX/INT4/T1IN/PWM5
18	P30/PWM4/INT5/T1IN
19	P31/PWM5/INT5/T1IN
20	V _{SS} 2
21	P00/AN0
22	P01/AN1
23	P02/AN2
24	P03/AN3
25	P04/AN4
26	P05/AN5/CKO/DBGP00
27	P06/AN6/T6O/DBGP01
28	P07/T7O/DBGP02
29	P70/INT0/T0LCP/AN8
30	P71/INT1/T0HCP/AN9
31	P72/INT2/T0IN/AN10
32	P73/INT3/T0IN

Note: N.C. pins must be held open (disconnected).

Pin Function Chart

Pin Name	I/O			Des	cription			Option
V _{SS} 1, V _{SS} 2	-	- Power supply pi	n					No
V _{DD} 1	-	+ Power supply p	in					No
Port 0	I/O	• 8-bit I/O port						
P00 to P07		I/O specifiable in						
1 00 10 1 01		Pull-up resistors						
		HOLD reset inp	ut					
		• Port 0 interrupt	input					
		 Pin functions 						Yes
		P05: System clo	ock output					
		P06: Timer 6 to						
		P07: Timer 7 to						
		P00(AN0) to P0		-				
		P05(DBGP00) t	o P07(DBGP02	2): On-chip debu	ugger 0 port			
Port 1	I/O	8-bit I/O port	. 4 1 9 9 .					
P10 to P17		I/O specifiable in		on and aff in 1	hit unito			
		Pull-up resistorsPin functions	s can be turned	on and on in 1-	DIL UNILS.			
		P10: SIO0 data	outout					
		P11: SIO0 data	-					
		P12: SIO0 clock	•					Yes
		P13: SIO1 data						165
		P14: SIO1 data	input / bus I/O					
		P15: SIO1 clock	: I/O					
		P16: Timer 1PW	/ML output					
		P17: Timer 1PW	/MH output / be	eeper output				
		P15(DBGP10) t	o P13(DBGP12	2): On-chip-debu	ugger 1 port			
Port 2	I/O	• 2-bit I/O port						
P20 to P21		I/O specifiable in	n 1-bit units					
		 Pull-up resistors 	can be turned	on and off in 1-	bit units.			
		Pin functions						
		P20: UART tran						
		P21: UART rece	.,					
			er 0H capture i	=	ner 1 event input	/ timer or capti	are input /	Yes
		Interrupt acknow	•	riput				
			Rising	Falling	Rising &	H level	L level	
		INT4	enable	enable	Falling enable	disable	disable	
			onabio	onabio	onabio	uiodbio	didable	
Port 3	I/O	• 2-bit I/O port						
P30 to P31		I/O specifiable in	n 1 bit units					
		 Pull-up resistors 	can be turned	on and off in 1	bit units.			
		Pin functions						
		P30: PWM4 ou	•					
		P31: PWM5 ou	•	root in-ut //	or 1 over-time 1	/ time or Ol t	ro input /	
			•	•	er 1 event input	umer UL captu	re input /	Yes
		Interrupt acknov	ier 0H capture i vledge types	iriput				
			Rising	Falling	Rising & Falling	H level	L level	
		INT5	enable	enable	enable	disable	disable	
			GIADIO	GIADIO	GIADIO	GIOGOTO	GIOGOTO	1

Continued from preceding page.

Pin Name	I/O		Description						Option
Port 7 P70 to P73	I/O	4-bit I/O portI/O specifiablePull-up resistorPin functions		on and off in 1	oit units.				
		P70: INT0 inpu P71: INT1 inpu P72: INT2 inpu P73: INT3 inpu P70(AN8) to P	P70: INT0 input / HOLD reset input / timer 0L capture input P71: INT1 input / HOLD reset input / timer 0H capture input P72: INT2 input / HOLD reset input / timer 0 event input / timer 0L capture input P73: INT3 input (with noise filter) / timer 0 event input / timer 0H capture input P70(AN8) to P72(AN10): AD converter input Interrupt acknowledge types						
		Interrupt ackno	Rising	Falling	Rising & Falling	H level	L level		
		INT0 INT1 INT2 INT3	enable enable enable enable	enable enable enable enable	disable disable enable enable	enable enable disable disable	enable enable disable disable		
RES	I/O	External reset in	out / internal res	et output					No
CF1/XT1	I	Ceramic resonate Pin function General-purpose	ator or 32.768kF	<u> </u>	tor input pin				No
CF2/XT2	I/O	Ceramic reson. Pin function General-purpose		Hz crystal oscilla	tor output pin				No

Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option selected in units of	Option type	Output type	Pull-up resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P20 to P21	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P30 to P31	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
CF2/XT2	-	No	Ceramic resonator/32.768kHz crystal resonator output Nch-open drain (N-channel open drain when set to general-purpose output port)	No

Note 1: The control of the presence or absence of the programmable pull-up resistors for port 0 and the switching between low-and high-impedance pull-up connection is exercised in nibble (4-bit) units (P00 to 03 or P04 to 07).

Absolute Maximum Ratings at Ta = 25°C, $V_{SS}1 = V_{SS}2 = 0V$

	D	Oh. al	Dia /D a see a slee	O = a disi = a =		Specification					
Parameter		Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit		
Maximum supply voltage		V _{DD} max	V _{DD} 1			-0.3		+6.5			
Inp	out voltage	VI	CF1			-0.3		V _{DD} +0.3	V		
	out/output Itage	V _{IO}	Ports 0, 1, 2, 3, Port 7, CF2, RES			-0.3		V _{DD} +0.3			
int	Peak output current	IOPH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-10					
urre		IOPH(2)	P71 to P73	Per 1 applicable pin		-5					
High level output current	Mean output current	IOMH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-7.5					
svel	(Note 1-1)	IOMH(2)	P71 to P73	Per 1 applicable pin		-3					
High le	Total output current	ΣΙΟΑΗ(1)	Ports 0, 1, 2, 3, P71 to P73	Total of all applicable pins		-25					
	Peak output current	IOPL(1)	P02 to P07, Ports 1, 2, 3	Per 1 applicable pin				20	mA		
٦		IOPL(2)	P00, P01	Per 1 applicable pin				30			
urrei		IOPL(3)	Port 7, CF2	Per 1 applicable pin				10			
Low level output current	Mean output current	IOML(1)	P02 to P07 Ports 1, 2, 3	Per 1 applicable pin				15			
velo	(Note 1-1)	IOML(2)	P00, P01	Per 1 applicable pin				20			
» №		IOML(3)	Port 7, CF2	Per 1 applicable pin				7.5			
Lo	Total output current				70						
		ΣIOAL(2)	Port 7	Total of all applicable pins				15			
	ower ssipation	Pd max(1)	QFP36(7×7)	Ta=-40 to +85°C Package only				120			
		Pd max(2)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				275	mW		
	perating ambient	Topr				-40		+85			
	orage ambient nperature	Tstg				-55		+125	°C		

Note 1-1: The mean output current is a mean value measured over 100ms.

Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6tmm, glass epoxy) is used.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Allowable Operating Conditions at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0V$

Darameter	Symbol	Din/Domorko	Conditions			Specification		
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1	0.245μs ≤ tCYC ≤ 200μs		2.7		5.5	
supply voltage	V _{DD} (2)		0.294μs ≤ tCYC ≤ 200μs		2.2		5.5	
(Note 2-1)	V _{DD} (3)		0.735μs ≤ tCYC ≤ 200μs		1.8		5.5	
Memory sustaining supply voltage	VHD	V _{DD} 1	RAM and register contents sustained in HOLD mode.		1.6			
High level	V _{IH} (1)	Ports 1, 2, 3, 7		1.8 to 5.5	0.3V _{DD} +0.7		V_{DD}	
input voltage	V _{IH} (2)	Ports 0		1.8 to 5.5	0.3V _{DD} +0.7		V_{DD}	V
	V _{IH} (3)	CF1, CF2, RES		1.8 to 5.5	0.75V _{DD}		V_{DD}	
Low level	V _{IL} (1)	Ports 1, 2, 3, 7		4.0 to 5.5	VSS		0.1V _{DD} +0.4	
input voltage				1.8 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (2)	Ports 0		4.0 to 5.5	VSS		0.15V _{DD} +0.4	
				1.8 to 4.0	VSS		0.2V _{DD}	
	V _{IL} (3)	CF1, CF2, RES		1.8 to 5.5	V _{SS}		0.25V _{DD}	
High level	I _{OH} (1)	Ports 0, 1, 2,	Per 1 applicable pin	4.5 to 5.5	-1.0			
output current	I _{OH} (2)	P71 to P73		2.7 to 4.5	-0.35			
	I _{OH} (3)			1.8 to 2.7	-0.15			
	I _{OH} (4)	Ports 3, P05 (System clock	Per 1 applicable pin	4.5 to 5.5	-6.0			
	I _{OH} (5)	output function		2.7 to 4.5	-1.4			
	I _{OH} (6)	used)		1.8 to 2.7	-0.8			
	ΣI _{OH} (1)	Ports 0, 1, 2, 3, 7	Total of all applicable pins	4.5 to 5.5	-25			
	Σ I _{OH} (2)			2.7 to 4.5	-11.2			
	∑l _{OH} (3)			1.8 to 2.7	-5.4			
Low level	I _{OL} (1)	Ports 0, 1, 2, 3	Per 1 applicable pin	4.5 to 5.5			10	
output current	I _{OL} (2)			2.7 to 4.5			1.4	mA
	I _{OL} (3)			1.8 to 2.7			0.8	
	I _{OL} (4)	Port 7, CF2	Per 1 applicable pin	2.7 to 5.5			1.4	
	I _{OL} (5)			1.8 to 2.7			0.8	
	I _{OL} (6)	P00, P01	Per 1 applicable pin	4.5 to 5.5			25	
	I _{OL} (7)			2.7 to 4.5			4	
	I _{OL} (8)			1.8 to 2.7			2	
	Σl _{OL} (1)	Ports 0, 1, 2, 3,	Total of all applicable pins	4.5 to 5.5			70	
	$\Sigma I_{OL}(2)$	CF2		2.7 to 4.5			34.6	
	$\Sigma I_{OL}(3)$			1.8 to 2.7			19.2	
	$\Sigma I_{OL}(4)$	Ports 7	Total of all applicable pins	2.7 to 5.5			5.6	†
	$\Sigma I_{OL}(5)$	1	11 1	1.8 to 2.7			3.2	†
Instruction	tCYC			2.7 to 5.5	0.245		200	
cycle time				2.2 to 5.5	0.294		200	μS
(Note 2-2)				1.8 to 5.5	0.735		200	
External system clock	FEXCF	CF1	CF2 pin open System clock frequency division	2.7 to 5.5	0.1		12	
system clock frequency			System clock frequency division ratio=1/1 The state of the state	1.8 to 5.5	0.1		4	-
			External system clock duty=50±5% CF3 pin apage.	- 12 0.0				MHz
			CF2 pin open System clock frequency division	3.0 to 5.5	0.2		24.4	-
			ratio=1/2 • External system clock duty=50±5%	2.0 to 5.5	0.2		8	

Note 2-1: V_{DD} must be held greater than or equal to 2.2V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Electrical Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions		Specification		tion	
Farameter	Symbol	Fill/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	Ports 0, 1, 2, 3, Ports 7, RES	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	1.8 to 5.5			1	
	I _{IH} (2)	CF1, CF2	Input port selected VIN=VDD	1.8 to 5.5			1	
	IIH(3)	CF1	Reset state VIN=VDD	1.8 to 5.5			15	μА
Low level input current	I _{IL} (1)	Ports 0, 1, 2, 3, Ports 7, RES	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	1.8 to 5.5	-1			
	I _{IL} (2)	CF1, CF2	Input port selected VIN=VSS	1.8 to 5.5	-1			
High level output	V _{OH} (1)	Ports 0, 1, 2	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			
voltage	V _{OH} (2)	P71 to P73	I _{OH} =-0.35mA	2.7 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		I _{OH} =-0.15mA	1.8 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	Ports 3	I _{OH} =-6mA	4.5 to 5.5	V _{DD} -1			
	V _{OH} (5)	P05 (System clock output	I _{OH} =-1.4mA	2.7 to 5.5	V _{DD} -0.4			
	V _{OH} (6)	function used)	I _{OH} =-0.8mA	1.8 to 5.5	V _{DD} -0.4			
Low level output	V _{OL} (1)	Ports 0, 1, 2, 3	I _{OL} =10mA	4.5 to 5.5			1.5	V
voltage	V _{OL} (2)		I _{OL} =1.4mA	2.7 to 5.5			0.4	
	V _{OL} (3)		I _{OL} =0.8mA	1.8 to 5.5			0.4	
	V _{OL} (4)	Port 7, CF2	I _{OL} =1.4mA	2.7 to 5.5			0.4	
	V _{OL} (5)		I _{OL} =0.8mA	1.8 to 5.5			0.4	
	V _{OL} (6)	P00, P01	I _{OL} =25mA	4.5 to 5.5			1.5	
	V _{OL} (7)		I _{OL} =4mA	2.7 to 5.5			0.4	
	V _{OL} (8)		I _{OL} =2mA	1.8 to 5.5			0.4	
Pull-up resistance	Rpu(1)	Ports 0, 1, 2, 3,	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	
	Rpu(2)	Ports 7	When Port 0 selected low-impedance pull-up.	1.8 to 4.5	18	50	230	
	Rpu(3)	Port 0	V _{OH} =0.9V _{DD} When Port 0 selected high-impedance pull-up.	1.8 to 5.5	100	200	400	kΩ
Hysteresis voltage	VHYS(1)	Ports 1, 2, 3,		2.7 to 5.5		0.1V _{DD}		,,
	VHYS(2)	Ports 7, RES		1.8 to 2.7		0.07V _{DD}		V
Pin capacitance	СР	All pins	For pins other than that under test: VIN=VSS f=1MHz Ta=25°C	1.8 to 5.5		10		pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

SIO0 Serial I/O Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0$ V (Note 4-1-1)

			0	Pin/	O Pri			Speci	fication	
	F	Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	• See Fig. 5.		2			
	V	Low level pulse width	tSCKL(1)				1			
	Input clock	High level pulse width	tSCKH(1)			1.8 to 5.5	1			tCYC
Serial clock	dul		tSCKHA(1)		Continuous data transmission/reception mode See Fig. 5. (Note 4-1-2)		4			ICTC
Seria		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected		4/3			
	ock	Low level pulse width	tSCKL(2)		• See Fig. 5.			1/2		tSCK
	rt clc	High level	tSCKH(2)			1.8 to 5.5		1/2		
	Output clock	pulse width	tSCKHA(2)		Continuous data transmission/reception mode CMOS output selected See Fig. 5.		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC
input	Da	ta setup time	tsDI(1)	SB0(P11), SI0(P11)	Must be specified with respect to rising edge of		0.05			
Serial input	Da	ta hold time	thDI(1)		SIOCLK. • See Fig. 5.	1.8 to 5.5	0.05			
	Input clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.08	
Serial output	ndul		tdD0(2)		Synchronous 8-bit mode (Note 4-1-3)	1.8 to 5.5			1tCYC +0.08	μS
Seria	Output clock	tdD0(3)		(Note 4-1-3)				(1/3)tCYC +0.08		

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 5.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SI0RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

AD Converter Characteristics at $V_{SS}1 = V_{SS}2 = 0V$

<12bits AD Converter Mode at Ta = -40° C to $+85^{\circ}$ C >

Danasatan	O make al	Dia /Damanda	O a malitation and		Specification					
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit		
Resolution	N	AN0(P00) to		1.8 to 5.5		12		bit		
Absolute	ET	AN6(P06),	(Note 6-1)	2.7 to 5.5			±16			
accuracy		AN8(P70) to AN10(P72)		1.8 to 5.5			±20	LSB		
Conversion time	TCAD	AN10(F72)	See Conversion time calculation	2.7 to 5.5	32		115			
			formulas. (Note 6-2)	2.2 to 5.5	134		215	μS		
				1.8 to 5.5	400		430			
Analog input voltage range	VAIN			1.8 to 5.5	V _{SS}		V _{DD}	V		
Analog port	IAINH		VAIN=V _{DD}	1.8 to 5.5			1			
input current	IAINL		VAIN=V _{SS}	1.8 to 5.5	-1			μА		

<8bits AD Converter Mode at Ta = -40° C to $+85^{\circ}$ C >

D	Oh al	Pin/Remarks	O a maliata man			Specific	cation	
Parameter	Symbol	FIII/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P00) to		1.8 to 5.5		8		bit
Absolute accuracy	ET	AN6(P06), AN8(P70) to	(Note 6-1)	1.8 to 5.5			±1.5	LSB
Conversion time	TCAD	AN10(P72)	See Conversion time calculation	2.7 to 5.5	20		90	
			formulas. (Note 6-2)	2.2 to 5.5	80		135	μS
				1.8 to 5.5	245		265	
Analog input voltage range	VAIN			1.8 to 5.5	V _{SS}		V _{DD}	V
Analog port	IAINH		VAIN=V _{DD}	1.8 to 5.5			1	
input current	IAINL	1	VAIN=V _{SS}	1.8 to 5.5	-1			μА

- Note 6-1: The quantization error ($\pm 1/2$ LSB) must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.
- Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

- The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

Conversion time calculation formulas:

12bits AD Converter Mode: TCAD(Conversion time) = $((52/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$ 8bits AD Converter Mode: TCAD(Conversion time) = $((32/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$

External oscillation	Operating supply voltage range	System division ratio	Cycle time	AD division ratio	AD conversion time (TCAD)		
(FmCF)	(V _{DD})	(SYSDIV)	(tCYC)	(ADDIV)	12bit AD	8bit AD	
CF-12MHz	2.7V to 5.5V	1/1	250ns	1/8	34.8µs	21.5μs	
05.0141	2.7V to 5.5V	1/1	375ns	1/8	52.25μs	32.25µs	
CF-8MHz	2.2V to 5.5V	1/1	375ns	1/32	208.25µs	128.25μs	
CF-4MHz	2.7V to 5.5V	1/1	750ns	1/8	104.5μs	64.5μs	
	2.2V to 5.5V	1/1	750ns	1/16	208.5μs	128.5µs	
	1.8V to 5.5V	1/1	750ns	1/32	416.5μs	256.5μs	

Reference voltage (VREF17) Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0$ V

Danamatan	Coursele sel	Pin/Remarks Conditions Specificat				ation		
Parameter	Symbol	Pin/Remarks	Conditions	∨ _{DD} [∨]	min	typ	max	unit
Output voltage	VOVREF			2.0 to 5.5	1.67	1.75	1.83	V
Reference voltage operation	IDDVREF			2.0 to 5.5		110		^
current (Note 7-1)				2.0 10 5.5		110		μА
Operation stabilization time	tVRW			2.0 to 5.5			100	
(Note 7-2)				2.0 (0 5.5			100	μS

Note 7-1: IDDVREF denotes the currents that only flow to multivariable RC oscillator circuit's reference voltage circuit. Note 7-2: tVRW denotes the stabilization time from starting multivariable RC oscillator.

Power-on Reset (POR) Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0V$

						Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
POR release	PORRL		Select from option.	1.67V	1.55	1.66	1.77	
voltage			(Note 8-1)	1.97V	1.85	1.96	2.07	
				2.07V	1.93	2.05	2.17	
				2.37V	2.23	2.35	2.47	
				2.57V	2.43	2.55	2.67	V
				2.87V	2.71	2.85	2.99	V
				3.86V	3.65	3.83	4.00	
				4.35V	4.12	4.32	4.50	
Detection voltage unknown state	POUKS		• See Fig. 7. (Note 8-2)			0.7	0.95	
Power supply rise time	PORIS		Power supply rise time from 0V to 1.6V.				100	ms

Note8-1: The POR release level can be selected out of 8 levels only when the LVD reset function is disabled.

Note8-2: POR is in an unknown state before transistors start operation.

Low Voltage Detection Reset (LVD) Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0V$

						Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
LVD reset voltage	LVDET		Select from option.	1.91V	1.81	1.91	2.01	
(Note 9-2)			(Note 9-1)	2.01V	1.90	2.00	2.10	
			(Note 9-3)	2.31V	2.20	2.30	2.40	
			See Fig. 8.	2.51V	2.40	2.50	2.60	V
				2.81V	2.68	2.80	2.92	
				3.79V	3.62	3.78	3.94	
				4.28V	4.09	4.27	4.45	
LVD hysteresis width	LVHYS			1.91V		50		
				2.01V		50		
				2.31V		50		
				2.51V		50		mV
				2.81V		50		
				3.79V		50		
				4.28V		50		
Detection voltage unknown state	LVUKS		• See Fig. 8. (Note 9-4)			0.7	0.95	٧
Low voltage detection minimum width (Reply sensitivity)	TLVDW		• LVDET-0.5V • See Fig. 9.		0.2			ms

Note9-1: The LVD reset level can be selected out of 7 levels only when the LVD reset function is enabled.

Note9-2: LVD reset voltage specification values do not include hysteresis voltage.

Note9-3: LVD reset voltage may exceed its specification values when port output state changes and/or when a large current flows through port.

Note9-4: LVD is in an unknown state before transistors start operation.

Consumption Current Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0V$

Danamatan	O. made ad	Pin/	Condition -			Specif	ication	
Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V _{DD} 1	FmCF=12MHz ceramic oscillation mode System clock set to 12MHz side Internal low speed and medium speed RC	2.7 to 5.5		5.1	9.3	
(Note 10-1) (Note 10-2)			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	2.7 to 3.6		3.1	5.6	
	IDDOP(2)		CF1=24MHz external clock System clock set to CF1 side Internal low speed and medium speed RC	3.0 to 5.5		5.2	10	
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio	3.0 to 3.6		3.3	6.2	
	IDDOP(3)		FmCF=10MHz ceramic oscillation mode System clock set to 10MHz side Internal low speed and medium speed RC	2.2 to 5.5		4.4	8.4	
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	2.2 to 3.6		2.8	5.5	
	IDDOP(4)		FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side Internal low speed and medium speed RC	1.8 to 5.5		2.3	5.3	
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	1.8 to 3.6		1.6	3.0	mA
	IDDOP(5)		CF oscillation low amplifier size selected. (CFLAMP=1) FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side	2.2 to 5.5		0.97	2.4	
			Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/4 frequency division ratio	2.2 to 3.6		0.55	1.2	
	IDDOP(6)		FsX'tal=32.768kHz crystal oscillation mode Internal low speed RC oscillation stopped. System clock set to internal medium speed	1.8 to 5.5		0.44	1.5	
			RC oscillation. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio	1.8 to 3.6		0.28	0.80	
	IDDOP(7)		FsX'tal=32.768kHz crystal oscillation mode Internal low speed and medium speed RC oscillation stopped.	1.8 to 5.5		3.4	5.5	
			System clock set to 8MHz with frequency variable RC oscillation 1/1 frequency division ratio	1.8 to 3.6		2.4	4.6	
	IDDOP(8)		External FsX'tal and FmCF oscillation stopped. System clock set to internal low speed RC oscillation.	1.8 to 5.5		51	163	
			 Internal medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	1.8 to 3.6		38	103	
	IDDOP(9)		External FsX'tal and FmCF oscillation stopped. System clock set to internal low speed RC oscillation.	5.0		51	136	μА
			Internal medium speed RC oscillation stopped. Frequency variable RC oscillation stopped.	3.3		38	99	
			1/1 frequency division ratio Ta=-10 to +50°C current do not include current that flow	2.5		36	94	

Note10-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note10-2: The consumption current values do not include operational current of LVD function if not specified.

Continued from preceding page.

Parameter	Symbol	Pin/	Conditions			Speci	fication	
	•	Remarks	33.13.113.13	V _{DD} [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(10)	V _{DD} 1	FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal low speed and medium speed RC	1.8 to 5.5		34	97	
(Note 10-1) (Note 10-2)			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio	1.8 to 3.6		14	44	
	IDDOP(11)		FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal low speed and medium speed RC	5.0		34	88	μА
			oscillation stopped. Frequency variable RC oscillation stopped.	3.3		14	36	
			1/2 frequency division ratio Ta=-10 to +50°C	2.5		9.1	22	
HALT mode consumption current (Note 10-1)	IDDHALT(1)		HALT mode FmCF=12MHz ceramic oscillation mode System clock set to 12MHz side Internal low speed and medium speed RC	2.7 to 5.5		2.6	4.8	
(Note 10-2)			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	2.7 to 3.6		1.4	2.4	
	IDDHALT(2)		HALT mode CF1=24MHz external clock System clock set to CF1 side Internal low speed and medium speed RC	3.0 to 5.5		2.7	5.3	
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio	3.0 to 3.6		1.6	2.9	
	IDDHALT(3)		HALT mode FmCF=10MHz ceramic oscillation mode System clock set to 10MHz side	2.2 to 5.5		2.2	4.3	
			Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio	2.2 to 3.6		1.2	2.2	
	IDDHALT(4)		HALT mode FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side Internal low speed and medium speed RC	1.8 to 5.5		1.3	3.3	m <i>P</i>
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	1.8 to 3.6		0.56	1.2	
	IDDHALT(5)		HALT mode CF oscillation low amplifier size selected. (CFLAMP=1) FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side	2.2 to 5.5		0.74	1.8	
ID			Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/4 frequency division ratio	2.2 to 3.6		0.34	0.68	
	IDDHALT(6)		HALT mode FsX'tal=32.768kHz crystal oscillation mode Internal low speed RC oscillation stopped. System clock set to internal medium speed	1.8 to 5.5		0.32	0.90	
			RC oscillation Frequency variable RC oscillation stopped. 1/2 frequency division ratio	1.8 to 3.6		0.21	0.44	

Note10-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note10-2: The consumption current values do not include operational current of LVD function if not specified.

Continued from preceding page.

Descriptor		Pin/	Conditions			Specif	ication	
Parameter	Symbol	remarks	Conditions	V _{DD} [V]	min	typ	max	unit
HALT mode consumption current (Note 10-1)	IDDHALT(7)	V _{DD} 1	HALT mode FsX'tal=32.768kHz crystal oscillation mode Internal low speed and medium speed RC oscillation stopped.	1.8 to 5.5		1.3	2.3	mA
(Note 10-2)			System clock set to 8MHz with frequency variable RC oscillation 1/1 frequency division ratio	1.8 to 3.6		0.91	1.5	
	IDDHALT(8)		HALT mode External FsX'tal and FmCF oscillation stopped. System clock set to internal low speed RC oscillation.	1.8 to 5.5		18	68	
			Internal medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio	1.8 to 3.6		11	35	
	IDDHALT(9)		HALT mode External FsX'tal and FmCF oscillation stopped. System clock set to internal low speed RC	5.0		18	46	
			oscillation. Internal medium speed RC oscillation stopped. Frequency variable RC oscillation stopped.	3.3		11	27	
			1/1 frequency division ratio Ta=-10 to +50°C	2.5		7.4	19	
	IDDHALT(10)		HALT mode FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal low speed and medium speed RC	1.8 to 5.5		24	98	
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio	1.8 to 3.6		8.0	35	
	IDDHALT(11)		HALT mode FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side	5.0		24	63	μΑ
			Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped.	3.3		8.0	23	μπ
			1/2 frequency division ratio Ta=-10 to +50°C	2.5		3.5	11	
HOLD mode	IDDHOLD(1)		HOLD mode	1.8 to 5.5		0.019	23	
consumption current			CF1=V _{DD} or open (External clock mode)	1.8 to 3.6		0.011	11	
(Note 10-1)	IDDHOLD(2)		HOLD mode	5.0		0.019	1.2	
(Note 10-2)			CF1=V _{DD} or open (External clock mode) Ta=-10 to +50°C	3.3		0.011	0.59	
	IBBUILDU B(a)			2.5		0.010	0.30	
	IDDHOLD(3)		HOLD mode ◆ CF1=V _{DD} or open (External clock mode)	1.8 to 5.5		2.6	26	
			LVD option selected	1.8 to 3.6		2.0	13	
	IDDHOLD(4)		HOLD mode	5.0		2.6	3.8	
			CF1=V _{DD} or open (External clock mode) Ta=-10 to +50°C	3.3		2.0	2.8	
			• LVD option selected	2.5		1.7	2.5	
Timer HOLD	IDDHOLD(5)	1	Timer HOLD mode	1.8 to 5.5		22	84	
mode			FsX'tal=32.768kHz crystal oscillation mode	1.8 to 3.6		6.5	30	
consumption current	IDDHOLD(6)		Timer HOLD mode	5.0		22	53	
(Note 10-1)			FsX'tal=32.768kHz crystal oscillation mode Ta=-10 to +50°C	3.3		6.5	16	
(Note 10-2)			- 14- 10 10 100 0	2.5		2.7	7.2	

Note10-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note10-2: The consumption current values do not include operational current of LVD function if not specified.

F-ROM Programming Characteristics at Ta = +10°C to +55°C, $V_{SS}1 = V_{SS}2 = 0V$

Doromotor	Cumbal	Din/Damarka	Conditions		Specification			
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Onboard programming current	IDDFW(1)	V _{DD} 1	Only current of the Flash block.	2.2 to 5.5		5	10	mA
Programming	tFW(1)		Erasing time	0.04- 5.5		20	30	ms
time	tFW(2)		Programming time	2.2 to 5.5		40	60	μS

UART (Full Duplex) Operating Conditions at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0V$


Parameter	Symbol	Pin/Remarks	Conditions		Specification			
				V _{DD} [V]	min	typ	max	unit
Transfer rate	UBR	P20, P21		1.8 to 5.5	16/3		8192/3	tCYC

Data length: 7/8/9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission)


Parity bits: None

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data=55H)




Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data=55H)





Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Note: External oscillation circuit is selected.

Figure 3 Oscillation Stabilization Times




Figure 9 Low voltage detection minimum width (Example of momentary power loss/Voltage variation waveform)

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)		
LC87FBH08AU-EB-3H	LQFP36 7x7 / QFP36 (Pb-Free / Halogen Free)	500 / Tray Foam		
LC87FBH08AU-EB-NH	LQFP36 7x7 / QFP36 (Pb-Free / Halogen Free)	1000 / Tape & Reel		

[†] For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub_link/Collateral/BRD8011-D.PDF

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer