#### onsemi - LC87FBH08AU-EB-NH Datasheet





Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-LQFP
Supplier Device Package	36-QFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87fbh08au-eb-nh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

■Minimum Instruction Cycle Time

- 250ns (12MHz at V<sub>DD</sub>=2.7V to 5.5V, Ta=-40°C to +85°C)
- 300ns (10MHz at V<sub>DD</sub>=2.2V to 5.5V, Ta=-40°C to +85°C)
- 750ns ( 4MHz at V<sub>DD</sub>=1.8V to 5.5V, Ta=-40°C to +85°C)

#### ■Ports

- Normal withstand voltage I/O ports Ports I/O direction can be designated in 1-bit units Ports I/O direction can be designated in 4-bit units
- Dedicated oscillator ports/input ports
- Reset pin
- Power pins
- ■Timers
  - Timer 0: 16-bit timer/counter with a capture register.

8 (P0n) 1 (CF1/XT1) 1 (RES) 3 (V<sub>SS</sub>1, V<sub>SS</sub>2, V<sub>DD</sub>1)

17 (P1n, P20, P21, P30, P31, P70 to P73 CF2/XT2)

- Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) × 2 channels Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)
  - + 8-bit counter (with an 8-bit capture register)
- Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)
- Mode 3: 16-bit counter (with a 16-bit capture register)
- Timer 1: 16-bit timer/counter that supports PWM/toggle outputs
  - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/
    - counter with an 8-bit prescaler (with toggle outputs)
  - Mode 1: 8-bit PWM with an 8-bit prescaler  $\times$  2 channels
  - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)
    - (toggle outputs also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)

- (The lower-order 8 bits can be used as PWM)
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Base timer
  - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
  - 2) Interrupts are programmable in 5 different time schemes
- High-speed Clock Counter
  - Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
  - Can generate output real time.

#### ■SIO

- SIO0: 8-bit synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle =4/3 tCYC)
  - Automatic continuous data transmission (1 to 256 bits, specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
  - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
  - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
  - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
  - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)
- ∎UART1
  - Full duplex
  - 7/8/9 bit data bits selectable
  - 1 stop bit (2-bit in continuous data transmission)
  - Built-in baudrate generator

- ■AD converter: 12 bits/8 bits × 11 channels
  - Successive approximation
  - 12 bits/8 bits AD converter resolution selectable
  - Port input: 10 channels, Reference voltage input: 1 channel
- ■PWM: Multifrequency 12-bit PWM × 2 channels
- ■Reference voltage generator circuit (VREF17)
  - Capable of monitoring the power supply voltage by AD conversion of frequency variable RC oscillator circuit's reference voltage.
- Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)
  - Noise rejection function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)

Clock Output Function

- Capable generating clock outputs with a frequency of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 of the source clock selected as the system clock.
- Capable of generating the source clock for the subclock.

#### ■Watchdog Timer

- Capable of generating an internal reset on an overflow of a timer running on the low-speed RC oscillator clock or subclock.
- Operating mode at standby is selectable from 3 modes (continue counting/stop operation/stop counting with a count value held).

#### ■Interrupts

- 20 sources, 10 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
  - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INTO
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/base timer
5	00023H	H or L	тон
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7/ PWM4, PWM5
10	0004BH	H or L	Port 0

• Priority levels X > H > L

• Of interrupts of the same level, the one with the smallest vector address takes precedence.

Subroutine Stack Levels: 128levels (The stack is allocated in RAM.)

#### ■High-speed Multiplication/Division Instructions

- 16 bits  $\times$  8 bits (5 tCYC execution time)
- 24 bits  $\times$  16 bits (12 tCYC execution time)
- 16 bits ÷ 8 bits (8 tCYC execution time)
- 24 bits  $\div$  16 bits (12 tCYC execution time)

#### Oscillation Circuits

- Internal oscillation circuits
  - Low-speed RC oscillation circuit (SRC):For system clock / For Watchdog timer (100kHz)Medium-speed RC oscillation circuit (RC):For system clock (1MHz)Frequency variable RC oscillation circuit (MRC):For system clock (8MHz ± 1.5%, Ta=-10°C to +85°C)For tampel and labeled and labeled
- External oscillation circuits
   Hi-speed CF oscillation circuit (CF): For system clock, with internal Rf
   Low speed crystal oscillation circuit (X'tal): For low-speed system clock / For Watchdog timer, with internal Rf
   1) The CF and crystal oscillation circuits share the same pins. The active circuit is selected under program control.
  - Both the CF and crystal oscillator circuits stop operation on a system reset. After reset is released, oscillation is stopped so start the oscillation operation by program.

#### System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2µs, 2.4µs, 4.8µs, 9.6µs, 19.2µs, 38.4µs, and 76.8µs (at a main clock rate of 10MHz).
- Internal Reset Function
  - Power-on reset (POR) function
    - 1) POR reset is generated only at power-on time.
    - 2) The POR release level can be selected from 8 levels (1.67V, 1.97V, 2.07V, 2.37V, 2.57V, 2.87V, 3.86V, and 4.35V) through option configuration.
  - Low-voltage detection reset (LVD) function
  - 1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
  - 2) The use or disuse of the LVD function and the low voltage threshold level (7 levels: 1.91V, 2.01V, 2.31V, 2.51V, 2.81V, 3.79V, 4.28V) can be selected by optional configuration.

#### ■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
- 1) Oscillation is not halted automatically.
- 2) There are four ways of resetting the HALT mode.
  - (1) Setting the reset pin to the low level
  - (2) System resetting by low-voltage detection
  - (3) System resetting by watchdog timer
  - (4) Occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - The CF, low-/medium-/ Frequency variable RC, and crystal oscillators automatically stop operation. Note: The oscillation of the low-speed RC oscillator is also controlled directly by the watchdog timer and its standby-mode-time oscillation is also controlled.
  - 2) There are five ways of resetting the HOLD mode.
    - (1) Setting the reset pin to the lower level.
    - (2) System resetting by low-voltage detection
    - (3) System resetting by watchdog timer
    - (4) Having an interrupt source established at either INT0, INT1, INT2, INT4, INT5
      - \* INT0 and INT1 HOLD mode reset is available only when level detection is set.
    - (5) Having an interrupt source established at port 0.

Continued on next page.

Continued from preceding page.

- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer. 1) The CF, low-/medium-/ Frequency variable RC oscillators automatically stop operation.
  - Note: The oscillation of the low-speed RC oscillator is also controlled directly by the watchdog timer and its standby-mode-time oscillation is also controlled.
  - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
  - 3) There are six ways of resetting the X'tal HOLD mode.
    - (1) Setting the reset pin to the low level.
    - (2) System resetting by watchdog timer or low-voltage detection.
    - (3) System resetting by watchdog timer or low-voltage detection.
    - (4) Having an interrupt source established at either INT0, INT1, INT2, INT4, INT5 \* INT0 and INT1 HOLD mode reset is available only when level detection is set.
    - (5) Having an interrupt source established at port 0.
    - (6) Having an interrupt source established in the base timer circuit. Note: Available only when X'tal oscillation is selected.

■Onchip Debugger (flash versions only)

- Supports software debugging with the microcontroller mounted on the target board.
- Software break setting
- Stepwise execution of instructions
- Real time RAM data monitoring function All the RAM data map contents can be monitored and rewritten on the screen when the program is running. (Part of the SFR data cannot be rewritten.)
- Two channels of on-chip debugger pins are available to be compatible with small pin count devices. DBGP0 (P0), DBGP1 (P1)

■Data Security Function (flash versions only)

• Protects the program data stored in flash memory from unauthorized read or copy. Note: This data security function does not necessarily provide absolute data security.

■Package Form

- QFP36(7mm×7mm) : Pb-Free and Halogen Free type
- VQLP32(4mm×4mm) : Pb-Free and Halogen Free type (Build-to-order)

#### ■Development Tools

• On-chip-debugger : (1) TCB87 TypeB + LC87FBH08A

```
(2) TCB87 TypeC (3 wire version) + LC87FBH08A
```

■Flash ROM Programming Boards

Package	Programming boards
QFP36 (7mm×7mm)	W87F24Q
VQLP32 (4mm×4mm)	(build-to-order)

#### ■Flash ROM Programmer

Maker		Model	Supported version	Device
	Single Programmer	AF9709/AF9709B/AF9709C (Including Ando Electric Co., Ltd. models)	Rev 03.28 or later	87F008SU
Flash Support Group, Inc. (FSG)	Gang	AF9723/AF9723B(Main body) (Including Ando Electric Co., Ltd. models)	-	-
	Programmer	AF9833(Unit) (Including Ando Electric Co., Ltd. models)	-	-
Flash Support Group, Inc. (FSG)	In-circuit	AF9101/AF9103(Main body) (FSG models)		
+ ON Semiconductor (Note 1)	Programmer	SIB87(Inter Face Driver) (ON Semiconductor model)	(Note 2)	-
ON Semiconductor	Single/Gang Programmer	SKK / SKK Type B / SKK Type C (SanyoFWS)	Application Version 1.07 or later	LC87FBH08
On Semiconductor	In-circuit/Gang Programmer	SKK-DBG Type B / SKK-DBG Type C (SanyoFWS)	Chip Data Version 2.38 or later	

For information about AF-Series:

Flash Support Group, Inc.

TEL: +81-53-459-1050

E-mail: sales@j-fsg.co.jp


- Note1: On-board-programmer from FSG (AF9101/AF9103) and serial interface driver from our company (SIB87) together can give a PC-less, standalone on-board-programming capabilities.
- Note2: It needs a special programming devices and applications depending on the use of programming environment. Please ask FSG or our company for the information.

#### **Package Dimensions**

unit : mm [Build to order]

# VQLP32 4x4


CASE 602AE ISSUE A



NDTES:

- 1. DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS

	MILLIMETERS				
DIM	MIN.	MAX.			
Α		0.85			
A1		0.05			
b	0.15	0.25			
D	4.00	BSC			
E	4.00	BSC			
e	0.40	BSC			
L	0.30	0.40			



#### RECOMMENDED Mounting footprint

XXXXX = Specific Device Code Y = Year M = Month DDD = Additional Traceability Data


 $\bigcirc$ 

XXXXX = Specific Device Code Y = Year DD = Additional Traceability Data

Ο

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "• ", may or may not be present.

# System Block Diagram



#### Continued from preceding page.

Pin Name	I/O			Des	cription			Option	
Port 7	I/O	• 4-bit I/O port	4-bit I/O port						
P70 to P73		• I/O specifiable	in 1 bit units						
		<ul> <li>Pull-up resistor</li> </ul>	s can be turned	on and off in 1 l	oit units.				
		<ul> <li>Pin functions</li> </ul>							
		P70: INT0 inpu	ut / HOLD reset	input / timer 0L	capture input				
		P71: INT1 inpu	ut / HOLD reset	input / timer 0H	capture input				
		P72: INT2 inpu	ut / HOLD reset	input / timer 0 e	vent input / time	OL capture inp	ut		
		P73: INT3 inpu	ut (with noise filte	er) / timer 0 eve	nt input / timer 0	H capture input			
		P70(AN8) to P	72(AN10): AD c	onverter input				No	
		Interrupt ackno	wledge types		-				
			Rising	Falling	Rising &	H level	L level		
			Rising	T annig	Falling	TTIEVEI	LIEVEI		
		INT0	enable	enable	disable	enable	enable		
		INT1	enable	enable	disable	enable	enable		
		INT2	enable	enable	enable	disable	disable		
		INT3	enable	enable	enable	disable	disable		
RES	I/O	External reset in	out / internal res	et output				No	
CF1/XT1	1	Ceramic reson		•	tor input pin				
	-	Pin function						No	
		General-purpos	se input port						
CF2/XT2	I/O	Ceramic reson	ator or 32.768kH	Iz crystal oscilla	tor output pin				
		<ul> <li>Pin function</li> </ul>						No	
		General-purpos	se I/O port						

# Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port Name	Option selected in units of	Option type	Output type	Pull-up resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
	-	2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
	-	2	Nch-open drain	Programmable
P20 to P21	1 bit	1	CMOS	Programmable
	-	2	Nch-open drain	Programmable
P30 to P31	1 bit	1	CMOS	Programmable
	-	2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
CF2/XT2	-	No	Ceramic resonator/32.768kHz crystal resonator	No
			output Nch-open drain	
			(N-channel open drain when set to general-purpose	
			output port)	

Note 1: The control of the presence or absence of the programmable pull-up resistors for port 0 and the switching between low-and high-impedance pull-up connection is exercised in nibble (4-bit) units (P00 to 03 or P04 to 07).

	Parameter	Symbol	Pin/Remarks	Conditions			Specif	ication	
	Falameter	Symbol	FIII/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	aximum supply Itage	V <sub>DD</sub> max	V <sub>DD</sub> 1			-0.3		+6.5	
Inp	out voltage	VI	CF1			-0.3		V <sub>DD</sub> +0.3	V
•	out/output Itage	V <sub>IO</sub>	Ports 0, 1, 2, 3, Port 7, CF2, RES			-0.3		V <sub>DD</sub> +0.3	
ent	Peak output current	IOPH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-10			
curre		IOPH(2)	P71 to P73	Per 1 applicable pin		-5			
High level output current	Mean output current	IOMH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-7.5			
evel	(Note 1-1)	IOMH(2)	P71 to P73	Per 1 applicable pin		-3			
High le	Total output current	ΣIOAH(1)	Ports 0, 1, 2, 3, P71 to P73	Total of all applicable pins		-25			
	Peak output current	IOPL(1)	P02 to P07, Ports 1, 2, 3	Per 1 applicable pin				20	mA
٦t		IOPL(2)	P00, P01	Per 1 applicable pin				30	
urrei		IOPL(3)	Port 7, CF2	Per 1 applicable pin				10	
Low level output current	Mean output current	IOML(1)	P02 to P07 Ports 1, 2, 3	Per 1 applicable pin				15	
vel o	(Note 1-1)	IOML(2)	P00, P01	Per 1 applicable pin				20	
w le		IOML(3)	Port 7, CF2	Per 1 applicable pin				7.5	
Гc	Total output current	ΣIOAL(1)	Ports 0, 1, Ports 2, 3, CF2	Total of all applicable pins				70	
		ΣIOAL(2)	Port 7	Total of all applicable pins				15	
	wer sipation	Pd max(1)	QFP36(7×7)	Ta=-40 to +85°C Package only				120	
·		Pd max(2)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				275	mW
Operating ambient temperature		Topr				-40		+85	
	orage ambient nperature	Tstg				-55		+125	°C

Note 1-1: The mean output current is a mean value measured over 100ms.

Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6tmm, glass epoxy) is used.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Parameter	Symbol	Pin/Remarks	Conditions		   .	-	fication	
<b>0</b>				V <sub>DD</sub> [V]	min	typ	max	uni
Operating supply voltage	V <sub>DD</sub> (1)	V <sub>DD</sub> 1	0.245μs ≤ tCYC ≤ 200μs		2.7		5.5	
(Note 2-1)	V <sub>DD</sub> (2)		$0.294 \mu s \le tCYC \le 200 \mu s$		2.2		5.5	
	V <sub>DD</sub> (3)		0.735µs ≤ tCYC ≤ 200µs		1.8		5.5	
Memory sustaining supply voltage	VHD	V <sub>DD</sub> 1	RAM and register contents sustained in HOLD mode.		1.6			
High level	V <sub>IH</sub> (1)	Ports 1, 2, 3, 7		1.8 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
nput voltage	V <sub>IH</sub> (2)	Ports 0		1.8 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	V
	V <sub>IH</sub> (3)	CF1, CF2, RES		1.8 to 5.5	0.75V <sub>DD</sub>		V <sub>DD</sub>	
$\begin{array}{ c c c c c c c } \hline V_{IH}(2) & Ports 0 & Ports 1, 2, 3, 7 & Per 1 applicable pin & 4.5 to 5.1 \\ \hline V_{IL}(2) & Ports 0, 1, 2, 3, 7 & 1.8 to 4.1 \\ \hline V_{IL}(2) & Ports 0 & 4.0 to 5.1 \\ \hline V_{IL}(3) & CF1, CF2, \overline{RES} & 1.8 to 4.1 \\ \hline V_{IL}(3) & CF1, CF2, \overline{RES} & 1.8 to 5.1 \\ \hline High level & I_{OH}(1) & Ports 0, 1, 2, \\ Output current & I_{OH}(2) & P71 to P73 & Per 1 applicable pin & 4.5 to 5.1 \\ \hline I_{OH}(4) & Ports 3, \\ P05 (System clock \\ output function & used) & 2.7 to 4.1 \\ \hline I_{OH}(6) & used & 1.8 to 2.1 \\ \hline \SigmaI_{OH}(1) & Ports 0, 1, 2, 3, 7 & Total of all applicable pins & 4.5 to 5.1 \\ \hline \end{array}$	4.0 to 5.5	V <sub>SS</sub>		0.1V <sub>DD</sub> +0.4				
V <sub>IL</sub> (2) V <sub>IL</sub> (3)				1.8 to 4.0	VSS		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (2)	Ports 0		4.0 to 5.5	V <sub>SS</sub>		0.15V <sub>DD</sub> +0.4	
				1.8 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (3)	CF1, CF2, RES		1.8 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
High level	I <sub>OH</sub> (1)	Ports 0, 1, 2,	Per 1 applicable pin	4.5 to 5.5	-1.0			
output current	I <sub>OH</sub> (2)	P71 to P73		2.7 to 4.5	-0.35			
	I <sub>OH</sub> (3)	-		1.8 to 2.7	-0.15			
			Per 1 applicable pin	4.5 to 5.5	-6.0			
	I <sub>OH</sub> (5)	output function		2.7 to 4.5	-1.4			
	I <sub>OH</sub> (6)	used)		1.8 to 2.7	-0.8			
	$\Sigma^{I}OH^{(1)}$	Ports 0, 1, 2, 3, 7	Total of all applicable pins	4.5 to 5.5	-25			
$\Sigma^{I}OH^{(2)}$			2.7 to 4.5	-11.2				
	$\Sigma I_{OH}(3)$			1.8 to 2.7	-5.4			
Low level	I <sub>OL</sub> (1)	Ports 0, 1, 2, 3	Per 1 applicable pin	4.5 to 5.5			10	
output current	02			2.7 to 4.5			1.4	m/
	I <sub>OL</sub> (3)	-		1.8 to 2.7			0.8	
	I <sub>OL</sub> (4)	Port 7, CF2	Per 1 applicable pin	2.7 to 5.5			1.4	1
	I <sub>OL</sub> (5)	-		1.8 to 2.7			0.8	
	I <sub>OL</sub> (6)	P00, P01	Per 1 applicable pin	4.5 to 5.5			25	
	I <sub>OL</sub> (7)			2.7 to 4.5			4	
	I <sub>OL</sub> (8)	-		1.8 to 2.7			2	
	$\Sigma I_{OL}(1)$	Ports 0, 1, 2, 3,	Total of all applicable pins	4.5 to 5.5			70	
	$\Sigma I_{OL}(2)$	CF2	· · · · · · · · · · · · · · · · · · ·	2.7 to 4.5			34.6	
	$\Sigma I_{OL}(3)$	-		1.8 to 2.7			19.2	-
	$\Sigma I_{OL}(4)$	Ports 7	Total of all applicable pins	2.7 to 5.5			5.6	1
	$\Sigma I_{OL}(5)$			1.8 to 2.7			3.2	1
Instruction	±CYC				0.245			<u> </u>
cycle time				2.7 to 5.5	0.245		200	
(Note 2-2)				2.2 to 5.5	0.294		200	με
External	FEXCF	CF1	CF2 pin open     Sustan alask fraguencu division	1.8 to 5.5 2.7 to 5.5	0.735		200	
system clock frequency			System clock frequency division     ratio=1/1     External system clock duty=50±5%	1.8 to 5.5	0.1		4	
			<ul> <li>External system clock duty=50±5%</li> <li>CF2 pin open</li> <li>System clock frequency division</li> </ul>	3.0 to 5.5	0.2		24.4	MH
			<ul> <li>system clock frequency division ratio=1/2</li> <li>External system clock duty=50±5%</li> </ul>	2.0 to 5.5	0.2		8	1

### Allowable Operating Conditions at Ta = $-40^{\circ}$ C to $+85^{\circ}$ C, V<sub>SS</sub>1 = V<sub>SS</sub>2 = 0V

 • External system clock duty=50±5%
 2.0 to 5.5
 0.2
 8

 Note 2-1: VDD must be held greater than or equal to 2.2V in the flash ROM onboard programming mode.
 Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.
 8

Continued on next page.

### **Electrical Characteristics** at Ta = $-40^{\circ}$ C to $+85^{\circ}$ C, V<sub>SS</sub>1 = V<sub>SS</sub>2 = 0V

Parameter	Symbol	Pin/Remarks	Pin/Remarks Conditions		Specification				
Falameter	Symbol	FINITEINAIRS	Conditions	V <sub>DD</sub> [V]	min	typ	max	uni	
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 2, 3, Ports 7, RES	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	1.8 to 5.5			1		
	I <sub>IH</sub> (2)	CF1, CF2	Input port selected VIN=VDD	1.8 to 5.5			1		
	IIH(3)	CF1	Reset state VIN=VDD	1.8 to 5.5			15	μA	
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 2, 3, Ports 7, RES	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	1.8 to 5.5	-1				
	I <sub>IL</sub> (2)	CF1, CF2	Input port selected VIN=VSS	1.8 to 5.5	-1				
High level output	V <sub>OH</sub> (1)	Ports 0, 1, 2	I <sub>OH</sub> =-1mA	4.5 to 5.5	V <sub>DD</sub> -1				
voltage	V <sub>OH</sub> (2)	P71 to P73	I <sub>OH</sub> =-0.35mA	2.7 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (3)		I <sub>OH</sub> =-0.15mA	1.8 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (4)	Ports 3	I <sub>OH</sub> =-6mA	4.5 to 5.5	V <sub>DD</sub> -1				
	V <sub>OH</sub> (5)	P05 (System clock output	I <sub>OH</sub> =-1.4mA	2.7 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (6)	function used)	I <sub>OH</sub> =-0.8mA	1.8 to 5.5	V <sub>DD</sub> -0.4				
Low level output	V <sub>OL</sub> (1)	Ports 0, 1, 2, 3	I <sub>OL</sub> =10mA	4.5 to 5.5			1.5	v	
voltage	V <sub>OL</sub> (2)		I <sub>OL</sub> =1.4mA	2.7 to 5.5			0.4	v	
	V <sub>OL</sub> (3)		I <sub>OL</sub> =0.8mA	1.8 to 5.5			0.4		
	V <sub>OL</sub> (4)	Port 7, CF2	I <sub>OL</sub> =1.4mA	2.7 to 5.5			0.4		
	V <sub>OL</sub> (5)		I <sub>OL</sub> =0.8mA	1.8 to 5.5			0.4		
	V <sub>OL</sub> (6)	P00, P01	I <sub>OL</sub> =25mA	4.5 to 5.5			1.5		
	V <sub>OL</sub> (7)		I <sub>OL</sub> =4mA	2.7 to 5.5			0.4		
	V <sub>OL</sub> (8)		I <sub>OL</sub> =2mA	1.8 to 5.5			0.4		
Pull-up resistance	Rpu(1)	Ports 0, 1, 2, 3,	V <sub>OH</sub> =0.9V <sub>DD</sub>	4.5 to 5.5	15	35	80		
	Rpu(2)	Ports 7	When Port 0 selected low-impedance pull-up.	1.8 to 4.5	18	50	230		
	Rpu(3)	Port 0	V <sub>OH</sub> =0.9V <sub>DD</sub> When Port 0 selected high-impedance pull-up.	1.8 to 5.5	100	200	400	kΩ	
Hysteresis voltage	VHYS(1)	Ports 1, 2, 3,		2.7 to 5.5		0.1V <sub>DD</sub>			
-	VHYS(2)	Ports 7, RES		1.8 to 2.7		0.07V <sub>DD</sub>		V	
Pin capacitance	СР	All pins	For pins other than that under test: VIN=VSS f=1MHz Ta=25°C	1.8 to 5.5		10		pF	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

	-		Querra ha al	Pin/	O an dition a			Speci	fication	
	F	Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 5.		2			
		Low level pulse width	tSCKL(1)				1			
	Input clock	High level pulse width	tSCKH(1)			1.8 to 5.5	1			tCYC
Serial clock	lnp		tSCKHA(1)		<ul> <li>Continuous data transmission/reception mode</li> <li>See Fig. 5. (Note 4-1-2)</li> </ul>		4			
Seria		Frequency	tSCK(2)	SCK0(P12)	<ul> <li>CMOS output selected</li> </ul>		4/3			
	ock	Low level pulse width	tSCKL(2)		• See Fig. 5.			1/2		tSCK
	ut clo	High level	tSCKH(2)			1.8 to 5.5		1/2		
	Output clock	pulse width	tSCKHA(2)		<ul> <li>Continuous data transmission/reception mode</li> <li>CMOS output selected</li> <li>See Fig. 5.</li> </ul>		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC
Serial input	Da	ta setup time	tsDI(1)	SB0(P11), SI0(P11)	Must be specified with     respect to rising edge of		0.05			
Serial	Da	ta hold time	thDI(1)		SIOCLK. • See Fig. 5.	1.8 to 5.5	0.05			
	Input clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.08	
Serial output	ndul		tdD0(2)		Synchronous 8-bit mode (Note 4-1-3)	1.8 to 5.5			1tCYC +0.08	μs
Seria	Output clock		tdD0(3)		(Note 4-1-3)				(1/3)tCYC +0.08	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 5.

# Consumption Current Characteristics at Ta = $-40^{\circ}$ C to $+85^{\circ}$ C, V<sub>SS</sub>1 = V<sub>SS</sub>2 = 0V

Parameter	Symbol IDDOP(1)	Pin/	Conditions	-		Specif	ication	
	-	Remarks	Contaitions	V <sub>DD</sub> [V]	min	typ	max	uni
lormal mode consumption current	IDDOP(1)	V <sub>DD</sub> 1	FmCF=12MHz ceramic oscillation mode     System clock set to 12MHz side     Internal low speed and medium speed RC	2.7 to 5.5		5.1	9.3	
Note 10-1) Note 10-2)			<ul> <li>oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.7 to 3.6		3.1	5.6	
	IDDOP(2)		CF1=24MHz external clock     System clock set to CF1 side     Internal low speed and medium speed RC	3.0 to 5.5		5.2	10	
			oscillation stopped. <ul> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	3.0 to 3.6		3.3	6.2	
	IDDOP(3)		FmCF=10MHz ceramic oscillation mode     System clock set to 10MHz side     Internal low speed and medium speed RC	2.2 to 5.5		4.4	8.4	
			oscillation stopped. <ul> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.2 to 3.6		2.8	5.5	
	IDDOP(4)		<ul> <li>FmCF=4MHz ceramic oscillation mode</li> <li>System clock set to 4MHz side</li> <li>Internal low speed and medium speed RC</li> </ul>	1.8 to 5.5		2.3	5.3	
			oscillation stopped. <ul> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	1.8 to 3.6		1.6	3.0	m
	IDDOP(5)		<ul> <li>CF oscillation low amplifier size selected. (CFLAMP=1)</li> <li>FmCF=4MHz ceramic oscillation mode</li> <li>System clock set to 4MHz side</li> </ul>	2.2 to 5.5		0.97	2.4	
			<ul> <li>Internal low speed and medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/4 frequency division ratio</li> </ul>	2.2 to 3.6		0.55	1.2	
	IDDOP(6)		<ul> <li>FsX'tal=32.768kHz crystal oscillation mode</li> <li>Internal low speed RC oscillation stopped.</li> <li>System clock set to internal medium speed</li> </ul>	1.8 to 5.5		0.44	1.5	
			RC oscillation. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio	1.8 to 3.6		0.28	0.80	
	IDDOP(7)		<ul> <li>FsX'tal=32.768kHz crystal oscillation mode</li> <li>Internal low speed and medium speed RC oscillation stopped.</li> </ul>	1.8 to 5.5		3.4	5.5	
			System clock set to 8MHz with frequency variable RC oscillation     1/1 frequency division ratio	1.8 to 3.6		2.4	4.6	
	IDDOP(8)		<ul> <li>External FsX'tal and FmCF oscillation stopped.</li> <li>System clock set to internal low speed RC oscillation.</li> </ul>	1.8 to 5.5		51	163	
-			<ul> <li>Internal medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	1.8 to 3.6		38	103	
	IDDOP(9)		<ul> <li>External FsX'tal and FmCF oscillation stopped.</li> <li>System clock set to internal low speed RC oscillation.</li> </ul>	5.0		51	136	μA
			<ul> <li>Internal medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	3.3		38	99	
			• Ta=-10 to +50°C	2.5		36	94	

Note10-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note10-2: The consumption current values do not include operational current of LVD function if not specified.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/	Conditions			Specif	ication	
Falametei	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(10)	V <sub>DD</sub> 1	<ul> <li>FsX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to 32.768kHz side</li> <li>Internal low speed and medium speed RC</li> </ul>	1.8 to 5.5		34	97	
(Note 10-1) (Note 10-2)			<ul> <li>oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	1.8 to 3.6		14	44	
	IDDOP(11)		FsX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side	5.0		34	88	μA
			<ul> <li>Internal low speed and medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> </ul>	3.3		14	36	
		_	<ul> <li>1/2 frequency division ratio</li> <li>Ta=-10 to +50°C</li> </ul>	2.5		9.1	22	
HALT mode consumption current (Note 10-1)	IDDHALT(1)		<ul> <li>HALT mode</li> <li>FmCF=12MHz ceramic oscillation mode</li> <li>System clock set to 12MHz side</li> <li>Internal low speed and medium speed RC</li> </ul>	2.7 to 5.5		2.6	4.8	
(Note 10-2)			<ul> <li>Internal low speed and medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.7 to 3.6		1.4	2.4	
	IDDHALT(2)		HALT mode     CF1=24MHz external clock     System clock set to CF1 side     Internal low speed and medium speed RC	3.0 to 5.5		2.7	5.3	
			<ul> <li>Internation stopped and mediant speed not oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	3.0 to 3.6		1.6	2.9	
	IDDHALT(3)		HALT mode     FmCF=10MHz ceramic oscillation mode     System clock set to 10MHz side	2.2 to 5.5		2.2	4.3	
			<ul> <li>Internal low speed and medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.2 to 3.6		1.2	2.2	
	IDDHALT(4)		HALT mode     FmCF=4MHz ceramic oscillation mode     System clock set to 4MHz side     Internal low speed and medium speed RC	1.8 to 5.5		1.3	3.3	mA
			<ul> <li>Internal low speed and medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	1.8 to 3.6		0.56	1.2	
	IDDHALT(5)		HALT mode     CF oscillation low amplifier size selected.     (CFLAMP=1)     FmCF=4MHz ceramic oscillation mode	2.2 to 5.5		0.74	1.8	
			<ul> <li>System clock set to 4MHz side</li> <li>Internal low speed and medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/4 frequency division ratio</li> </ul>	2.2 to 3.6		0.34	0.68	
	IDDHALT(6)		HALT mode     FsX'tal=32.768kHz crystal oscillation mode     Internal low speed RC oscillation stopped.	1.8 to 5.5		0.32	0.90	
			<ul> <li>System clock set to internal medium speed RC oscillation</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	1.8 to 3.6		0.21	0.44	

Note10-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note10-2: The consumption current values do not include operational current of LVD function if not specified.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/	Conditions			Specif	ication	
	Symbol	remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
HALT mode consumption current	IDDHALT(7)	V <sub>DD</sub> 1	HALT mode     FsX'tal=32.768kHz crystal oscillation mode     Internal low speed and medium speed RC	1.8 to 5.5		1.3	2.3	
(Note 10-1) (Note 10-2)			<ul> <li>oscillation stopped.</li> <li>System clock set to 8MHz with frequency variable RC oscillation</li> <li>1/1 frequency division ratio</li> </ul>	1.8 to 3.6		0.91	1.5	mA
	IDDHALT(8)		HALT mode     External FsX'tal and FmCF oscillation stopped.     System clock set to internal low speed RC	1.8 to 5.5		18	68	
			oscillation. • Internal medium speed RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	1.8 to 3.6		11	35	
	IDDHALT(9)		<ul> <li>HALT mode</li> <li>External FsX'tal and FmCF oscillation stopped.</li> <li>System clock set to internal low speed RC</li> </ul>	5.0		18	46	
			oscillation. <ul> <li>Internal medium speed RC oscillation stopped.</li> </ul>	3.3		11	27	
			<ul> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> <li>Ta=-10 to +50°C</li> </ul>	2.5		7.4	19	
	IDDHALT(10)		<ul> <li>HALT mode</li> <li>FsX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to 32.768kHz side</li> <li>Internal low speed and medium speed RC</li> </ul>	1.8 to 5.5		24	98	
			<ul> <li>Internation speed and medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	1.8 to 3.6		8.0	35	
	IDDHALT(11)		HALT mode     FsX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side	5.0		24	63	
			<ul> <li>Internal low speed and medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> </ul>	3.3		8.0	23	μA
			<ul> <li>1/2 frequency division ratio</li> <li>Ta=-10 to +50°C</li> </ul>	2.5		3.5	11	
HOLD mode	IDDHOLD(1)		HOLD mode	1.8 to 5.5		0.019	23	
consumption			CF1=V <sub>DD</sub> or open (External clock mode)	1.8 to 3.6		0.011	11	
Note 10-1)	IDDHOLD(2)		HOLD mode	5.0		0.019	1.2	
Note 10-2)			• CF1=V <sub>DD</sub> or open (External clock mode) • Ta=-10 to +50°C	3.3		0.011	0.59	
				2.5		0.010	0.30	
	IDDHOLD(3)		<ul> <li>HOLD mode</li> <li>CF1=V<sub>DD</sub> or open (External clock mode)</li> </ul>	1.8 to 5.5		2.6	26	
			LVD option selected	1.8 to 3.6		2.0	13	
	IDDHOLD(4)		HOLD mode	5.0		2.6	3.8	
			<ul> <li>CF1=V<sub>DD</sub> or open (External clock mode)</li> <li>Ta=-10 to +50°C</li> </ul>	3.3		2.0	2.8	
			• LVD option selected	2.5		1.7	2.5	
Timer HOLD	IDDHOLD(5)		Timer HOLD mode	1.8 to 5.5		22	84	
mode			• FsX'tal=32.768kHz crystal oscillation mode	1.8 to 3.6		6.5	30	
consumption current	IDDHOLD(6)	1	Timer HOLD mode	5.0		22	53	
(Note 10-1)			• FsX'tal=32.768kHz crystal oscillation mode	3.3		6.5	16	
(Note 10-2)			• Ta=-10 to +50°C	2.5		2.7	7.2	

Note10-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors. Note10-2: The consumption current values do not include operational current of LVD function if not specified.

Deremeter	Symbol	Pin/Remarks	Conditions			Specifi	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Onboard programming current	IDDFW(1)	V <sub>DD</sub> 1	Only current of the Flash block.	2.2 to 5.5		5	10	mA
Programming	tFW(1)		Erasing time			20	30	ms
time	tFW(2) • Programming time		Programming time	2.2 to 5.5		40	60	μS


#### **UART (Full Duplex) Operating Conditions** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = 0V$

Damandan	Ourseland.	Dia (Darrandua	Qualitiens			Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Transfer rate	UBR	P20, P21		1.8 to 5.5	16/3		8192/3	tCYC


Data length: 7/8/9 bits (LSB first)

Stop bits:1 bit (2-bit in continuous data transmission)Parity bits:None

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data=55H)



#### Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data=55H)



# **Characteristics of a Sample Main System Clock Oscillation Circuit**

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator • CF oscillation normal amplifier size selected (CFLAMP=0)

■MURATA

Nominal	Trans			Circuit (	Constant		Operating Voltage		lation tion Time	Remarks
Frequency	Туре	Oscillator Name	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Range [V]	typ [ms]	max [ms]	Remarks
12MHz	SMD	CSTCE12M0G52-R0	(10)	(10)	Open	680	2.6 to 5.5	0.02	0.3	
	SMD	CSTCE10M0G52-R0	(10)	(10)	Open	680	2.1 to 5.5	0.02	0.3	
10MHz	1545	CSTLS10M0G53-B0	(15)	(15)	Open	680	2.4 to 5.5	0.02	0.3	
	LEAD	CSTLS10M0G53095-B0	(15)	(15)	Open	680	2.0 to 5.5	0.01	0.15	
	SMD	CSTCE8M00G52-R0	(10)	(10)	Open	1k	2.1 to 5.5	0.02	0.3	
8MHz		CSTLS8M00G53-B0	(15)	(15)	Open	1k	2.2 to 5.5	0.02	0.3	
	LEAD	CSTLS8M00G53095-B0	(15)	(15)	Open	1k	1.9 to 5.5	0.01	0.15	Internal C1, C2
	CMD	CSTCR6M00G53-R0	(15)	(15)	Open	1.5k	2.0 to 5.5	0.02	0.3	01, 02
	SMD	CSTCR6M00G53093-R0	(15)	(15)	Open	1.5k	1.8 to 5.5	0.01	0.15	
6MHz		CSTLS6M00G53-B0	(15)	(15)	Open	1.5k	2.0 to 5.5	0.02	0.3	
	LEAD	CSTLS6M00G53095-B0	(15)	(15)	Open	1.5k	1.8 to 5.5	0.01	0.15	
4141-	SMD	CSTCR4M00G53-R0	(15)	(15)	Open	1.5k	1.8 to 5.5	0.03	0.45	
4MHz	LEAD	CSTLS4M00G53-B0	(15)	(15) (15) Open 1.5k 1.8 to 5.5		0.02	0.3			

Nominal	-			Circuit (	Constant		Operating Voltage	Oscillation Stabilization Time			
Frequency	Туре	Oscillator Name	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Range [V]	typ [ms]	max [ms]	Remarks	
12MHz	SMD	CSTCE12M0G52-R0	(10)	(10)	Open	470	3.9 to 5.5	0.03	0.45		
	SMD	CSTCE10M0G52-R0	(10)	(10)	Open	470	2.9 to 5.5	0.03	0.45		
10MHz		CSTLS10M0G53-B0	(15)	(15)	Open	470	3.6 to 5.5	0.03	0.45		
	LEAD	CSTLS10M0G53095-B0	(15)	(15)	Open	470	2.7 to 5.5	0.02	0.3		
	SMD	CSTCE8M00G52-R0	(10)	(10)	Open	680	2.7 to 5.5	0.03	0.45		
8MHz	LEAD	CSTLS8M00G53-B0	(15)	(15)	Open	680	3.0 to 5.5	0.03	0.45		
	LEAD	CSTLS8M00G53095-B0	(15)	(15)	Open	680	2.5 to 5.5	0.01	0.15		
	CMD	CSTCR6M00G53-R0	(15)	(15)	Open	1k	2.6 to 5.5	0.03	0.45	Interna C1, C2	
6MHz	SMD	CSTCR6M00G53095-R0	(15)	(15)	Open	1k	2.2 to 5.5	0.02	0.3	01, 02	
ылнz		CSTLS6M00G53-B0	(15)	(15)	Open	1k	2.7 to 5.5	0.03	0.45		
	LEAD	CSTLS6M00G53095-B0	(15)	(15)	Open	1k	2.2 to 5.5	0.01	0.15		
	CMD	CSTCR4M00G53-R0	(15)	(15)	Open	1k	2.1 to 5.5	0.04	0.6		
4141-	SMD	CSTCR4M00G53095-R0	(15)	(15)	Open	1k	1.8 to 5.5	0.02	0.3		
4MHz		CSTLS4M00G53-B0	(15)	(15)	Open	1k	2.1 to 5.5	0.02	0.3		
	LEAD	CSTLS4M00G53095-B0	(15)	(15)	Open	1k	1.8 to 5.5	0.01	0.15		

follwing cases (see Figure 3).

- The time interval that is required for the oscillation to get stabilized after the instruction for starting the mainclock oscillation circuit is executed.
- The time interval that is required for the oscillation to get stabilized after the HOLD mode is reset and oscillation is started.
- The time interval that is required for the oscillation to get stabilized after the X'tal Hold mode, under the state which the main clock oscillation is enabled, is reset and oscillation is started.

### **Characteristics of a Sample Subsystem Clock Oscillator Circuit**

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator ■EPSON TOYOCOM

Nominal	Oscillator			Circuit C	Constant		Operating Voltage		lation tion Time	Demarka
Frequency	Туре	Name	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Range [V]	typ [s]	max [s]	Remarks
32.768kHz	SMD	MC-306	9	9	Open	330k	1.8 to 5.5	1.4	4.0	Applicable CL value = 7.0pF

#### SEIKO INSTRUMENTS

Nominal	-	Oscillator		Circuit C	Constant		Operating Voltage		lation tion Time	Dural
Frequency	Туре	Name	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Range [V]	typ [s]	max [s]	Remarks
32.768kHz	SMD	SSP-T7-F	18	22	Open	330k	1.8 to 5.5	0.75	2.0	Applicable CL value = 12.5pF

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after  $V_{DD}$  goes above the operating voltage lower limit (see Figure 3).

- The time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed.
- The time interval that is required for the oscillation to get stabilized after the Hold mode, under the state which the subclock oscillation is enabled, is reset and oscillation is started.

(Notes on the implementation of the oscillator circuit)

- Oscillation is influenced by the circuit pattern layout of printed circuit board. Place the oscillation-related components as close to the CPU chip and to each other as possible with the shortest possible pattern length.
- Keep the signal lines whose state changes suddenly or in which large current flows as far away from the oscillator circuit as possible and make sure that they do not cross one another.
- Be sure to insert a current limiting resistor (Rd) so that the oscillation amplitude never exceeds the input voltage level that is specified as the absolute maximum rating.
- The oscillator circuit constants shown above are sample characteristic values that are measured using the Our designated oscillation evaluation board. Since the accuracy of the oscillation frequency and other characteristics vary according to the board on which the IC is installed, it is recommended that the user consult the resonator vendor for oscillation evaluation of the IC on a user's production board when using the IC for applications that require high oscillation accuracy. For further information, contact your resonator vendor or Our company sales representative serving your locality.
- It must be noted, when replacing the flash ROM version of a microcontroller with a mask ROM version, that their operating voltage ranges may differ even when the oscillation constant of the external oscillator is the same.






Figure 1 CF and XT Oscillator Circuit



Figure 2 AC Timing Measurement Point



#### Reset Time and Oscillation Stabilization Time



#### HOLD Reset Signal and Oscillation Stabilization Time

Note: External oscillation circuit is selected.

Figure 3 Oscillation Stabilization Times




Figure 9 Low voltage detection minimum width (Example of momentary power loss/Voltage variation waveform)

#### **ORDERING INFORMATION**

Device	Package	Shipping (Qty / Packing)
LC87FBH08AU-EB-3H	LQFP36 7x7 / QFP36 (Pb-Free / Halogen Free)	500 / Tray Foam
LC87FBH08AU-EB-NH	LQFP36 7x7 / QFP36 (Pb-Free / Halogen Free)	1000 / Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub\_link/Collateral/BRD8011-D.PDF

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly or any sleam of personal injury of death associated with such unintended or unauthorized for use as a critical component in support implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall ind