NXP USA Inc. - MSC8154TVT1000B Datasheet





Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Product Status	Obsolete
Туре	SC3850 Quad Core
Interface	Ethernet, I ² C, PCI, RGMII, Serial RapidIO, SGMII, SPI, UART/USART
Clock Rate	1GHz
Non-Volatile Memory	ROM (96kB)
On-Chip RAM	576kB
Voltage - I/O	2.50V
Voltage - Core	1.00V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc8154tvt1000b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Pin Assignment

This section includes diagrams of the MSC8154 package ball grid array layouts and tables showing how the pinouts are allocated for the package.

1.1 FC-PBGA Ball Layout Diagram

The top view of the FC-PBGA package is shown in Figure 3 with the ball location index numbers.

Top View



Figure 3. MSC8154 FC-PBGA Package, Top View



Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
R13	VSS	Ground	N/A
R14	VDD	Power	N/A
R15	VSS	Ground	N/A
R16	MVDD	Power	N/A
R17	VSS	Ground	N/A
R18	VDD	Power	N/A
R19	VSS	Ground	N/A
R20	VSS	Non-user	N/A
R21	SXPVSS2	Ground	N/A
R22	SXPVDD2	Power	N/A
R23	SR2_TXD1/PE_TXD1 ⁴	0	SXPVDD2
R24	SR2_TXD1/PE_TXD1 ⁴	0	SXPVDD2
R25	SXCVSS2	Ground	N/A
R26	SXCVDD2	Power	N/A
R27	SR2_RXD1/PE_RXD1 ⁴	I	SXCVDD2
R28	SR2_RXD1/PE_RXD1 ⁴	I	SXCVDD2
T1	VSS	Ground	N/A
T2	тск	I	QVDD
Т3	SRESET ^{6,7}	I/O	QVDD
T4	TDI	I	QVDD
T5	VSS	Ground	N/A
Т6	TDO	0	QVDD
T7	VSS	Ground	N/A
Т8	VSS	Ground	N/A
Т9	QVDD	Power	N/A
T10	VSS	Ground	N/A
T11	VDD	Power	N/A
T12	VSS	Ground	N/A
T13	M3VDD	Power	N/A
T14	VSS	Ground	N/A
T15	VDD	Power	N/A
T16	VSS	Ground	N/A
T17	MVDD	Power	N/A
T18	VSS	Ground	N/A
T19	VDD	Power	N/A
T20	VSS	Ground	N/A
T21	VSS	Non-user	N/A
T22	SR2_IMP_CAL_RX	I	SXCVDD2
T23	SXPVSS2	Ground	N/A
T24	SXPVDD2	Power	N/A
T25	SR2_REF_CLK	I	SXCVDD2
T26	SR2_REF_CLK	I	SXCVDD2
T27	Reserved	NC	—
T28	Reserved	NC	—
U1	M1DQ8	I/O	GVDD1
U2	VSS	Ground	N/A



Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
Y11	GVDD1	Power	N/A
Y12	VSS	Ground	N/A
Y13	GVDD1	Power	N/A
Y14	VSS	Ground	N/A
Y15	GVDD1	Power	N/A
Y16	VSS	Ground	N/A
Y17	GVDD1	Power	N/A
Y18	VSS	Ground	N/A
Y19	GVDD1	Power	N/A
Y20	VSS	Ground	N/A
Y21	NVDD	Power	N/A
Y22	GPIO20/SPI_SL ^{5,8}	I/O	NVDD
Y23	GPIO17/SPI_SCK ^{5,8}	I/O	NVDD
Y24	GPIO14/DRQ0/IRQ14/RC14 ^{5,8}	I/O	NVDD
Y25	GPI012/IRQ12/RC12 ^{5,8}	I/O	NVDD
Y26	GPIO8/IRQ8/RC8 ^{5,8}	I/O	NVDD
Y27	NVDD	Power	N/A
Y28	VSS	Ground	N/A
AA1	GVDD1	Power	N/A
AA2	VSS	Ground	N/A
AA3	M1DQ18	I/O	GVDD1
AA4	GVDD1	Power	N/A
AA5	VSS	Ground	N/A
AA6	M1DQ20	I/O	GVDD1
AA7	GVDD1	Power	N/A
AA8	VSS	Ground	N/A
AA9	M1A15	0	GVDD1
AA10	M1CK2	0	GVDD1
AA11	M1MDIC0	I/O	GVDD1
AA12	M1VREF	I	GVDD1
AA13	M1MDIC1	I/O	GVDD1
AA14	M1DQ46	I/O	GVDD1
AA15	M1DQ47	I/O	GVDD1
AA16	M1DQ45	I/O	GVDD1
AA17	M1DQ41	I/O	GVDD1
AA18	M1DQ62	I/O	GVDD1
AA19	M1DQ63	I/O	GVDD1
AA20	M1DQ61	I/O	GVDD1
AA21	VSS	Ground	N/A
AA22	GPIO21 ^{5,8}	I/O	NVDD
AA23	GPIO18/SPI_MOSI ^{5,8}	I/O	NVDD
AA24	GPIO16/RC16 ^{5,8}	I/O	NVDD
AA25	GPIO4/DDN1/IRQ4/RC4 ^{5,8}	I/O	NVDD
AA26	GPIO9/IRQ9/RC9 ^{5,8}	I/O	NVDD
AA27	GPIO6/IRQ6/RC6 ^{5,8}	I/O	NVDD
AA28	GPIO1/IRQ1/RC1 ^{5,8}	I/O	NVDD



AB1 M1DQS2 I/O GVDD1 AB2 M1DQS2 I/O GVDD1 AB3 M1DQ19 I/O GVDD1 AB4 M1DM2 0 GVDD1 AB5 M1DQ21 I/O GVDD1 AB5 M1DQ22 I/O GVDD1 AB7 M1CKE0 0 GVDD1 AB8 M1A1 0 GVDD1 AB8 M1A1 0 GVDD1 AB8 M1A7 0 GVDD1 AB9 M1A7 0 GVDD1 AB10 M1CK2 0 GVDD1 AB11 M1APAR_OUT 0 GVDD1 AB12 M1DD11 0 GVDD1 AB13 M1APAR_IN 1 GVDD1 AB14 M1DQ43 I/O GVDD1 AB16 M1DQ40 I/O GVDD1 AB17 M1DQ40 I/O GVDD1 AB18 M1DQ69 I/O N/D	Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
AB2 MIDOS2 I/O GVDD1 AB3 MIDO19 I/O GVDD1 AB4 MIDQ12 I/O GVDD1 AB5 MIDQ21 I/O GVDD1 AB5 MIDQ21 I/O GVDD1 AB6 MIDQ2 I/O GVDD1 AB7 MICKE0 O GVDD1 AB8 MIA11 O GVDD1 AB9 MIA7 O GVDD1 AB1 MIAPAR_OUT O GVDD1 AB12 MIDD11 O GVDD1 AB13 MIAPAR_IN I GVDD1 AB14 MIDQ4 I/O GVD1 AB15 MIDM5 O GVD1 AB16 MIDA4 I/O GVD1 AB17 MIDQ40 I/O GVD1 AB19 MIDM6 I/O GVD1 AB20 MIDQ60 I/O N/A AB22 GPIO3/I/IXC_SDA ^{5/8} I/O N/A	AB1	M1DQS2	I/O	GVDD1
AB3 M1D019 UO GVD11 AB4 M1D021 UO GVD11 AB5 M1D021 UO GVD11 AB6 M1D022 UO GVD11 AB7 M1022 UO GVD11 AB7 M1CK0 O GVD11 AB8 M1A1 O GVD11 AB8 M1A7 O GVD11 AB9 M1A7 O GVD11 AB1 M1APAR_OUT O GVD11 AB13 M1APAR_IN 1 GVD11 AB14 M1D043 UO GVD11 AB15 M1D043 UO GVD11 AB16 M1D240 UO GVD11 AB18 M1D260 UO GVD11 AB18 M1D240 UO GVD11 AB19 M1DM7 O GVD11 AB21 VS Groand NA AB22 GPI0271MR4RCW_SRC958 UO NVDD	AB2	M1DQS2	I/O	GVDD1
AB4 M1M2 O GVD1 AB5 M1DQ21 I/O GVD01 AB6 M1DQ22 I/O GVD01 AB7 M1CKE0 O GVD01 AB8 M1A1 O GVD01 AB8 M1A1 O GVD01 AB9 M1A7 O GVD01 AB10 M1CK2 O GVD01 AB11 M1APAR_OUT O GVD01 AB13 M1APAR_DUT O GVD01 AB13 M1APAR_DUT I GVD01 AB13 M1DAS O GVD01 AB14 M10043 I/O GVD01 AB16 M1D044 I/O GVD01 AB17 M1D040 I/O GVD01 AB18 M1DQ59 I/O GVD01 AB22 GPI03/12C_SDA ^{5,8} I/O NVD AB23 GPI03/17C_SDA ^{5,8} I/O NVDD AB24 GPI03/17C_SDA ^{5,8} I/O	AB3	M1DQ19	I/O	GVDD1
AB5 M1021 I/O GVD11 AB6 M1022 I/O GVD11 AB7 M1CKE0 O GVD11 AB8 M1A1 O GVD11 AB9 M1A7 O GVD11 AB10 M1CK2 O GVD11 AB11 M1APAR_OUT O GVD11 AB12 M10D11 O GVD11 AB13 M1APAR_IN I GVD11 AB14 M1D43 I/O GVD11 AB15 M1DA4 I/O GVD11 AB16 M1D44 I/O GVD11 AB17 M1D40 I/O GVD11 AB18 M1D269 I/O GVD11 AB19 M1D07 O GVD11 AB20 M1D269 I/O GVD11 AB21 VSS Ground N/A AB22 GPI027/TM4/RCW_SRC2 ^{5,8} I/O NVDD AB23 GPI02/FM2/RCW_SRC2 ^{5,8} I/O	AB4	M1DM2	0	GVDD1
AB6 M1022 I/O GYDD1 AB7 M1CKE0 O GYDD1 AB8 M1A1 O GYDD1 AB8 M1A7 O GYDD1 AB9 M1A7 O GYDD1 AB10 M1CK2 O GYDD1 AB11 M1APAR_OUT O GYDD1 AB12 M1OD11 O GYDD1 AB13 M1APAR_OUT O GYDD1 AB14 M1OA3 I GYDD1 AB15 M1DM5 O GYDD1 AB16 M1DQ40 I/O GYDD1 AB17 M1DQ40 I/O GYDD1 AB19 M1DG60 I/O GYDD1 AB20 M1DG60 I/O GYDD1 AB21 VSS Ground N/A AB22 GPI031/32C_SDA ^{5,8} I/O NVDD AB23 GPI02/TMR4/RCW_SRC1 ^{5,8} I/O NVDD AB24 GPI00/mRC0/msc5. ^{5,8}	AB5	M1DQ21	I/O	GVDD1
A87 MrKE0 O GVD1 A88 M1A11 O GVD1 A89 M1A7 O GVD1 AB10 MTCK2 O GVD1 AB10 MTCK2 O GVD1 AB11 M1APAR_OUT O GVD1 AB12 M1ODT1 O GVD1 AB13 MTAPAR_IN I GVD1 AB14 M1DQ43 I/O GVD1 AB15 M1DM5 O GVD1 AB16 M1DQ44 I/O GVD1 AB16 M1DQ44 I/O GVD1 AB17 M1DQ69 I/O GVD1 AB20 M1DG69 I/O GVD1 AB21 VSS I/O NVDD AB22 GPI03/I2C_SDA ^{5,8} I/O NVDD AB23 GPI02/TMR4/RCW_SRC5 ^{5,8} I/O NVDD AB26 GPI00/IRG16/C16 ^{5,6} I/O NVDD AB26 GPI00/IRG16/C16 ^{5,6} <td< td=""><td>AB6</td><td>M1DQ22</td><td>I/O</td><td>GVDD1</td></td<>	AB6	M1DQ22	I/O	GVDD1
AB8 M1A1 O GVDD1 AB9 M1A7 O GVDD1 AB10 M1GK2 O GVDD1 AB11 M1APAR_OUT O GVDD1 AB12 M1ODT1 O GVDD1 AB13 M1APAR_IN I GVDD1 AB14 M1DQ43 I/O GVDD1 AB15 M1DM5 O GVDD1 AB16 M1DQ40 I/O GVDD1 AB17 M1DQ40 I/O GVDD1 AB18 M1DG9 I/O GVDD1 AB19 M1DM7 O GVDD1 AB20 M1DG60 I/O GVDD1 AB21 VSS Ground NA AB22 GPIO31/2C_SDA ^{6,8} I/O NVDD AB23 GPIO27/MR4/RCW_SRC5 ^{6,8} I/O NVDD AB24 GPIO247/MR1/RCW_SRC5 ^{6,8} I/O NVDD AB25 GPIO247/MR1/RCW_SRC5 ^{6,8} I/O NVDD AB26 <	AB7	M1CKE0	0	GVDD1
AB9 M1A7 O GVDD1 AB10 MTCRZ O GVDD1 AB11 MTAPAR_OUT O GVDD1 AB12 M10DT1 O GVDD1 AB13 MTAPAR_N I GVDD1 AB13 MTAPAR_N I GVDD1 AB13 MTAPAR_N I GVDD1 AB14 MIDQ3 I/O GVDD1 AB15 MTDM5 O GVDD1 AB16 MTDQ40 I/O GVDD1 AB17 MTDQ40 I/O GVDD1 AB18 MTDQ59 I/O GVDD1 AB20 MTDQ60 I/O GVDD1 AB21 VSS Ground N/A AB22 GPI02/TMR4/RCW_SRC0 ^{5,8} I/O NVDD AB23 GPI02/TMR4/RCW_SRC0 ^{5,8} I/O NVDD AB24 GPI02/TMR4/RCW_SRC2 ^{5,8} I/O NVDD AB25 GPI00/IRQ16/RC16 ^{5,8} I/O NVDD AB26	AB8	M1A11	0	GVDD1
AB10 MTCK2 O GVDD1 AB11 M1APAR_OUT O GVDD1 AB12 M10D11 O GVDD1 AB13 MTAPAR_IN I GVDD1 AB14 M1DC43 IO GVDD1 AB15 M1DM5 O GVDD1 AB16 M1DC43 IO GVDD1 AB16 M1DC44 IO GVDD1 AB18 M1DC44 IO GVDD1 AB18 M1DC44 IO GVDD1 AB18 M1DC40 IO GVDD1 AB18 M1DC40 O GVDD1 AB20 M1DR60 IO GVDD1 AB21 VSS Ground N/A AB22 GPI03/I/C_SDA ^{5,8} IO NVDD AB23 GPI02/TMR4/RCW_SRC5 ^{5,8} IO NVDD AB24 GPI02/TMR1/RCW_SRC5 ^{5,8} IO NVDD AB25 GPI03/RG5/RC5 ^{6,8} IO NVDD AC1 VSS<	AB9	M1A7	0	GVDD1
AB11 M1APAR_OUT O GVDD1 AB12 M1ODT1 O GVDD1 AB13 M1APAR_IN I GVDD1 AB14 M1DQ43 I/O GVDD1 AB15 M1DM5 O GVDD1 AB16 M1DQ43 I/O GVDD1 AB16 M1DQ40 I/O GVDD1 AB17 M1DQ40 I/O GVDD1 AB18 M1DQ59 I/O GVDD1 AB19 M1DQ60 I/O GVD1 AB20 M1DQ60 I/O GVD1 AB21 VSS Ground N/A AB22 GPI031/12C_SDA ^{5,8} I/O NVDD AB23 GPI027/TMR4/RCW_SRC5 ^{5,8} I/O NVDD AB24 GPI027/TMR4/RCW_SRC5 ^{5,8} I/O NVDD AB25 GPI010/IRG0/RC10 ^{5,8} I/O NVDD AB26 GPI010/IRG0/RC10 ^{5,8} I/O NVDD AB27 GPI05/IRG5/RC5 ^{5,8} I/O NVDD	AB10	M1CK2	0	GVDD1
AB12 M10DT1 O GVD1 AB13 M1APAR_IN I GVD1 AB14 M1D043 I/O GVD1 AB15 M1DM5 O GVD1 AB16 M1D044 I/O GVD1 AB17 M1D040 I/O GVD1 AB18 M1D040 I/O GVD1 AB18 M1D040 O GVD1 AB18 M1D040 O GVD1 AB19 M1DM7 O GVD1 AB20 M1D060 I/O GVD1 AB21 VSS GPI031/I2C_SDA ^{5,8} I/O NVD AB22 GPI027/TMR4/RCW_SRC9 ^{5,8} I/O NVDD AB23 GPI02/TMR4/RCW_SRC9 ^{5,8} I/O NVDD AB24 GPI02/TMR4/RCW_SRC9 ^{5,8} I/O NVDD AB25 GPI02/TMR4/RCW_SRC9 ^{5,8} I/O NVDD AB26 GPI001/RO0/RC10 ^{5,8} I/O NVDD AB27 GPI06/RO0/RC0 ^{5,8} I/O <td< td=""><td>AB11</td><td>M1APAR_OUT</td><td>0</td><td>GVDD1</td></td<>	AB11	M1APAR_OUT	0	GVDD1
AB13 M1APAR_IN I GVDD1 AB14 M1DQ43 I/O GVDD1 AB15 M1DM6 O GVDD1 AB16 M1DQ44 I/O GVDD1 AB17 M1DQ40 I/O GVDD1 AB18 M1DQ40 I/O GVDD1 AB19 M1DA7 O GVDD1 AB20 M1DQ60 I/O GVDD1 AB21 VSS Ground N/A AB22 GPIO31/I2C_SDA ^{5,8} I/O NVDD AB23 GPIO27/TMR4/RCW_SRC0 ^{5,8} I/O NVDD AB24 GPIO27/TMR4/RCW_SRC2 ^{5,8} I/O NVDD AB25 GPIO24/TMR1/RCW_SRC2 ^{5,8} I/O NVDD AB26 GPIO1/RQ7/O/RC10 ^{5,8} I/O NVDD AB27 GPIO3/RQ7/O/RC10 ^{5,8} I/O NVDD AB28 GPIO1/RQ7/O/RC10 ^{5,8} I/O NVDD AB29 GPIO1/RQ7/O/RC10 ^{5,8} I/O NVDD AC1 VSS Ground	AB12	M1ODT1	0	GVDD1
AB14 M1DQ43 I/O GVDD1 AB15 M1DM5 O GVDD1 AB16 M1DQ44 I/O GVDD1 AB17 M1DQ40 I/O GVDD1 AB18 M1DQ59 I/O GVDD1 AB19 M1DM7 O GVDD1 AB20 M1DQ60 I/O GVDD1 AB21 VSS Ground N/A AB22 GPIO31/I2C_SDA ^{5,8} I/O NVDD AB23 GPIO27/TMR4/RCW_SRC9 ^{5,8} I/O NVDD AB24 GPIO27/TMR4/RCW_SRC5 ^{5,8} I/O NVDD AB25 GPIO27/TMR4/RCW_SRC5 ^{5,8} I/O NVDD AB26 GPIO0/IRQ10/RC10 ^{6,8} I/O NVDD AB27 GPIO5/IRQ5/RC5 ^{5,8} I/O NVDD AB28 GPIO0/IRQ10/RC10 ^{6,8} I/O NVDD AC1 VSS Ground N/A AC2 GVD1 Power N/A AC3 M1DQ16 I/O GVD1	AB13	M1APAR_IN	I	GVDD1
AB15 M1DM5 O GVD1 AB16 M1D044 I/O GVD1 AB17 M1D040 I/O GVD1 AB17 M1D059 I/O GVD1 AB18 M1D059 I/O GVD1 AB19 M1DM7 O GVD1 AB20 M1D060 I/O GVD1 AB21 VSS Ground N/A AB22 GPI021/I2C_SDA ^{5,8} I/O NVDD AB23 GPI027/TIMR4/RCW_SRC0 ^{5,8} I/O NVDD AB24 GPI025/TIME2/RCW_SRC1 ^{5,8} I/O NVDD AB25 GPI024/TIMR1/RCW_SRC2 ^{5,8} I/O NVDD AB26 GPI00/IRQ10/RC10 ^{6,3} I/O NVDD AB27 GPI05/IRQ5/RC5 ^{5,8} I/O NVDD AC1 VSS Ground N/A AC2 GVD1 Power N/A AC2 GVD1 Power N/A AC3 M1DQ16 I/O GVD1	AB14	M1DQ43	I/O	GVDD1
AB16 M1DQ44 I/O GVD1 AB17 M1DQ40 I/O GVD1 AB18 M1DQ59 I/O GVD1 AB18 M1DQ59 I/O GVD1 AB19 M1DQ60 I/O GVD1 AB20 M1DQ60 I/O GVD1 AB21 VSS Ground N/A AB22 GPI031/I2C_SDA ^{5,8} I/O NVDD AB23 GPI027/TMR4/RCW_SRC0 ^{5,8} I/O NVDD AB24 GPI027/TMR4/RCW_SRC2 ^{5,8} I/O NVDD AB25 GPI02/TMR1/RCW_SRC2 ^{5,8} I/O NVDD AB26 GPI01/IRQ10/RC10 ^{5,8} I/O NVDD AB27 GPI06/IRQ5/RC5/R ^{5,8} I/O NVDD AB26 GPI00/IRQ10/RC0 ^{5,8} I/O NVDD AC2 GVD1 Power N/A AC3 M1DQ16 I/O GVD1 AC4 VSS Ground N/A AC5 GVD1 Power N/A <	AB15	M1DM5	0	GVDD1
AB17 M1DQ40 I/O GVD1 AB18 M1DQ59 I/O GVD1 AB19 M1DM7 O GVD1 AB19 M1DM7 O GVD1 AB20 M1DQ60 I/O GVD1 AB21 VSS Ground N/A AB22 GPI031/I2C_SDA ^{5,8} I/O NVDD AB23 GPI027/TMR4/RCW_SRC5 ^{5,8} I/O NVDD AB24 GPI024/TMR1/RCW_SRC2 ^{5,8} I/O NVDD AB25 GPI024/TMR1/RCW_SRC2 ^{5,8} I/O NVDD AB26 GPI010/IRQ10/RC10 ^{5,8} I/O NVDD AB27 GPI06/IRQ5/RC5 ^{5,8} I/O NVDD AB28 GPI00/IRQ1/RC10 ^{5,8} I/O NVDD AC1 VS Ground N/A AC2 GVD1 Power N/A AC3 M1DQ16 I/O GVD1 AC4 VSS Ground N/A AC5 GVD1 Power N/A	AB16	M1DQ44	I/O	GVDD1
AB18 M1DQ59 I/O GVDD1 AB19 M1DM7 O GVDD1 AB20 M1DQ60 I/O GVDD1 AB20 M1DQ60 I/O GVDD1 AB21 VSS Ground N/A AB22 GPI031/12C_SDA ^{5,8} I/O NVDD AB23 GPI027/TIMR4/RCW_SRC0 ^{5,8} I/O NVDD AB24 GPI025/TMR2/RCW_SRC1 ^{5,8} I/O NVDD AB25 GPI024/TIMR1/RCW_SRC2 ^{5,8} I/O NVDD AB26 GPI010/IRQ0/RC16 ^{5,8} I/O NVDD AB27 GPI05/IRQ6/RC6 ^{5,8} I/O NVDD AB28 GPI00/IRQ0/RC0 ^{5,8} I/O NVDD AC1 VSS Ground N/A AC2 GVDD1 Power N/A AC3 M1DQ16 I/O GVD1 AC4 VSS Ground N/A AC6 M1DQ17 I/O GVD1 AC6 M1DQ17 O GVD1 <td>AB17</td> <td>M1DQ40</td> <td>I/O</td> <td>GVDD1</td>	AB17	M1DQ40	I/O	GVDD1
AB19 M1DM7 O GVDD1 AB20 M1DQ60 I/O GVDD1 AB21 VSS Ground N/A AB22 GPI031/2C_SDA ^{5,8} I/O NVDD AB23 GPI027/TMR4/RCW_SRC0 ^{5,8} I/O NVDD AB24 GPI027/TMR2/RCW_SRC1 ^{5,8} I/O NVDD AB25 GPI024/TMR1/RCW_SRC2 ^{5,8} I/O NVDD AB26 GPI010/IRQ10/RC10 ^{5,8} I/O NVDD AB27 GPI05/IRG6/RC5 ^{5,8} I/O NVDD AB28 GPI00/IRQ0/RC0 ^{5,8} I/O NVDD AB28 GPI00/IRQ0/RC0 ^{5,8} I/O NVD AC1 VSS Ground N/A AC2 GVD1 Power N/A AC3 M1DQ16 I/O GVD1 AC4 VSS Ground N/A AC6 M1DQ16 I/O GVD1 AC6 M1DQ16 Power N/A AC6 M1DQ1 O GVD1	AB18	M1DQ59	I/O	GVDD1
AB20 M1DQ60 I/O GVDD1 AB21 VSS Ground N/A AB22 GPI031/I2C_SDA ^{5.8} I/O NVDD AB23 GPI027/TMR4/RCW_SRC0 ^{5.8} I/O NVDD AB24 GPI025/TMR2/RCW_SRC1 ^{5.8} I/O NVDD AB25 GPI024/TMR1/RCW_SRC2 ^{5.8} I/O NVDD AB26 GPI010/IRQ10/RC10 ^{5.8} I/O NVDD AB27 GPI05//RQ5/RC5 ^{5.8} I/O NVDD AB28 GPI00/IRQ0/RC0 ^{5.8} I/O NVDD AC1 VSS Ground N/A AC2 GVD1 Power N/A AC2 GVD1 Power N/A AC3 M1DQ16 I/O GVD1 AC4 VSS Ground N/A AC5 GVD1 Power N/A AC6 M1DQ17 I/O GVD1 AC7 VSS Ground N/A AC6 GVD1 Power N/A	AB19	M1DM7	0	GVDD1
AB21 VSS Ground N/A AB22 GPI031/J2C_SDA ^{5,8} I/O NVDD AB23 GPI027/TMR4/RCW_SRC0 ^{5,8} I/O NVDD AB24 GPI028/TMR2/RCW_SRC1 ^{5,8} I/O NVDD AB25 GPI024/TMR1/RCW_SRC2 ^{5,8} I/O NVDD AB26 GPI010/IRO10/RC10 ^{5,8} I/O NVDD AB27 GPI05/IRO5/RC5 ^{5,8} I/O NVDD AB28 GPI00/IRO0/RC0 ^{5,8} I/O NVDD AC1 VSS Ground N/A AC2 GVDD1 Power N/A AC3 M1DQ16 I/O GVDD1 AC4 VSS Ground N/A AC5 GVD1 Power N/A AC5 GVD1 Power N/A AC6 M1DQ17 I/O GVD1 AC4 VSS Ground N/A AC5 GVD1 Power N/A AC6 M1DQ17 I/O GVD1	AB20	M1DQ60	I/O	GVDD1
AB22 GPI031/J2C_SDA ^{5.8} I/O NVDD AB23 GPI027/TMR4/RCW_SRC0 ^{5.8} I/O NVDD AB24 GPI025/TMR2/RCW_SRC1 ^{5.8} I/O NVDD AB25 GPI024/TMR1/RCW_SRC2 ^{5.8} I/O NVDD AB26 GPI010/RQ10/RC10 ^{5.8} I/O NVDD AB27 GPI05/RQ5/RC5 ^{5.8} I/O NVDD AB28 GPI001/RQ0/RC0 ^{5.8} I/O NVDD AC1 VSS Ground N/A AC2 GVD1 Power N/A AC3 M1DQ16 I/O GVD1 AC4 VSS Ground N/A AC5 GVD1 Power N/A AC6 M1DQ17 I/O GVD1 AC7 VSS Ground N/A AC8 GVD1 Power N/A AC6 M1DQ17 I/O GVD1 AC7 VSS Ground N/A AC8 GVD1 O GVD1	AB21	VSS	Ground	N/A
AB23 GPI027/TMR4/RCW_SRC0 ^{5,8} I/O NVDD AB24 GPI025/TMR2/RCW_SRC1 ^{5,8} I/O NVDD AB25 GPI024/TMR1/RCW_SRC2 ^{5,8} I/O NVDD AB26 GPI010/IRQ10/RC10 ^{5,8} I/O NVDD AB27 GPI05/IRQ3/RC5 ^{5,8} I/O NVDD AB28 GPI00/IRQ0/RC0 ^{5,8} I/O NVDD AC1 VSS Ground N/A AC2 GVDD1 Power N/A AC3 M1DQ16 I/O GVD1 AC4 VSS Ground N/A AC5 GVDD1 Power N/A AC6 M1DQ16 I/O GVD1 AC6 M1DQ17 I/O GVD1 AC6 M1DQ17 I/O GVD1 AC6 M1DQ17 I/O GVD1 AC7 VSS Ground N/A AC8 GVDD1 Power N/A AC9 M1BA2 O GVD1 <t< td=""><td>AB22</td><td>GPIO31/I2C_SDA^{5,8}</td><td>I/O</td><td>NVDD</td></t<>	AB22	GPIO31/I2C_SDA ^{5,8}	I/O	NVDD
AB24 GPI025/TMR2/RCW_SRC1 ^{5,8} I/O NVDD AB25 GPI024/TMR1/RCW_SRC2 ^{5,8} I/O NVDD AB26 GPI010/IRQ10/RC10 ^{5,8} I/O NVDD AB27 GPI05/IRQ5/RC5 ^{5,8} I/O NVDD AB28 GPI00/IRQ0/RC0 ^{5,8} I/O NVDD AC1 VSS Ground N/A AC2 GVDD1 Power N/A AC3 M1DQ16 I/O GVDD1 AC4 VSS Ground N/A AC5 GVDD1 Ground N/A AC6 M1DQ17 I/O GVD11 AC6 M1DQ17 I/O GVD1 AC6 M1DQ17 I/O GVD1 AC6 M1DQ17 I/O GVD1 AC6 M1DQ17 I/O GVD1 AC7 VSS Ground N/A AC8 GVD1 Power N/A AC10 VSS Ground N/A AC11	AB23	GPIO27/TMR4/RCW_SRC0 ^{5,8}	I/O	NVDD
AB25 GPI024/TMR1/RCW_SRC2 ^{5,8} I/O NVDD AB26 GPI010/IRQ10/RC10 ^{5,8} I/O NVDD AB27 GPI05/IRQ5/RC5 ^{5,8} I/O NVDD AB28 GPI00/IRQ0/RC0 ^{5,8} I/O NVDD AC1 VSS Ground N/A AC2 GVDD1 Power N/A AC3 M1DQ16 I/O GVD1 AC4 VSS Ground N/A AC5 GVD1 GVD1 GVD1 AC6 M1DQ17 I/O GVD1 AC6 M1DQ17 I/O GVD1 AC7 VSS Ground N/A AC8 GVD1 Power N/A AC9 M1BA2 O GVD1 AC10 VSS Ground N/A AC11 GVD1 Power N/A AC8 GVD1 Power N/A AC8 GVD1 Q GVD1 AC10 VS Gro	AB24	GPIO25/TMR2/RCW_SRC1 ^{5,8}	I/O	NVDD
AB26GPI010/ĪRQ10/RC10 ^{5,8} I/ONVDDAB27GPI05/ĪRQ5/RC5 ^{5,8} I/ONVDDAB28GPI00/ĪRQ0/RC0 ^{5,8} I/ONVDDAC1VSSGroundN/AAC2GVDD1PowerN/AAC3M1DQ16I/OGVDD1AC4VSSGroundN/AAC5GVDD1PowerN/AAC6M1DQ17I/OGVDD1AC7VSSGroundN/AAC8GVDD1PowerN/AAC9M1BA2OGVDD1AC10VSSGroundN/AAC11GVDD1PowerN/AAC12M1A4OGVDD1AC14GVD1PowerN/AAC15M1DQ42I/OGVDD1AC14M1DQ42I/OGVDD1AC18M1DQ48I/OGVDD1	AB25	GPIO24/TMR1/RCW_SRC2 ^{5,8}	I/O	NVDD
AB27GPIO5/IRQ5/RC5 ^{5.8} I/ONVDDAB28GPIO0/IRQ0/RC0 ^{5.8} I/ONVDDAC1VSSGroundN/AAC2GVD1PowerN/AAC3M1DQ16I/OGVDD1AC4VSSGroundN/AAC5GVD1PowerN/AAC6M1DQ17I/OGVDD1AC7VSSGroundN/AAC8GVD1PowerN/AAC9M1BA2OGVD1AC11GVD1PowerN/AAC12M1A4OGVD1AC13VSSGroundN/AAC14GVD1PowerN/AAC15M1DQ42I/OGVD1AC16VSSGroundN/AAC17GVD1PowerN/AAC18M1DQ42I/OGVD1AC18M1DQ58I/OGVD1	AB26	GPIO10/IRQ10/RC10 ^{5,8}	I/O	NVDD
AB28 GPIOUIRQO/RC0 ^{5.8} I/O NVDD AC1 VSS Ground N/A AC2 GVDD1 Power N/A AC3 M1DQ16 I/O GVDD1 AC4 VSS Ground N/A AC3 M1DQ16 I/O GVDD1 AC4 VSS Ground N/A AC5 GVDD1 Power N/A AC6 M1DQ17 I/O GVDD1 AC7 VSS Ground N/A AC8 GVDD1 O GVD1 AC7 VSS Ground N/A AC8 GVD1 O GVD1 AC10 VSS Ground N/A AC11 GVD1 O GVD1 AC12 M1A4 O GVD1 O AC13 VSS Ground N/A AC14 GVD1 Power N/A AC15 M1DQ42 I/O GVD1	AB27	GPI05/IRQ5/RC5 ^{5,8}	I/O	NVDD
AC1 VSS Ground N/A AC2 GVDD1 Power N/A AC3 M1DQ16 I/O GVDD1 AC4 VSS Ground N/A AC5 GVDD1 Power N/A AC6 M1DQ17 Power N/A AC6 M1DQ17 I/O GVDD1 AC7 VSS Ground N/A AC8 GVDD1 Power N/A AC9 M1BA2 O GVDD1 AC10 VSS Ground N/A AC11 GVDD1 Power N/A AC12 M1A4 O GVDD1 AC13 VSS Ground N/A AC14 GVDD1 Power N/A AC15 M1Dq42 I/O GVDD1 AC16 VSS Ground N/A AC16 VSS Ground N/A AC16 VSS Ground N/A	AB28	GPIO0/IRQ0/RC0 ^{5,8}	I/O	NVDD
AC2GVDD1PowerN/AAC3M1DQ16I/OGVDD1AC4VSSGroundN/AAC5GVDD1PowerN/AAC6M1DQ17I/OGVDD1AC7VSSGroundN/AAC8GVDD1GroundN/AAC9M1BA2OGVDD1AC10VSSGroundN/AAC11GVDD1OGVDD1AC12M1A4OGVDD1AC13VSSGroundN/AAC14GVD1PowerN/AAC15M1DQ42I/OGVDD1AC16VSSGroundN/AAC17GVD1I/OGVDD1AC18M1DQ58I/OGVDD1	AC1	VSS	Ground	N/A
AC3M1DQ16I/OGVDD1AC4VSSGroundN/AAC5GVDD1PowerN/AAC6M1DQ17I/OGVDD1AC7VSSGroundN/AAC8GVDD1PowerN/AAC9M1BA2OGVDD1AC10VSSGroundN/AAC11GVDD1OGVDD1AC12M1A4OGVDD1AC13VSSGroundN/AAC14GVDD1OGVDD1AC15M1DQ42I/OGVDD1AC16VSSGroundN/AAC17GVDD1M/AOAC18M1DQ58I/OGVDD1	AC2	GVDD1	Power	N/A
AC4VSSGroundN/AAC5GVDD1PowerN/AAC6M1DQ17GVDD1I/OGVDD1AC7VSSGroundN/AAC8GVDD1PowerN/AAC9M1BA2OGVDD1AC10VSSGroundN/AAC11GVDD1PowerN/AAC12M1A4OGVDD1AC13VSSGroundN/AAC14GVDD1PowerN/AAC15M1DQ42I/OGVDD1AC16VSSGroundN/AAC17GVDD1PowerN/AAC18M1DQ58I/OGVDD1	AC3	M1DQ16	I/O	GVDD1
AC5GVDD1PowerN/AAC6M1DQ17I/OGVDD1AC7VSSGroundN/AAC8GVDD1PowerN/AAC9M1BA2OGVDD1AC10VSSGroundN/AAC11GVDD1PowerN/AAC12M1A4OGVDD1AC13VSSGroundN/AAC14GVDD1PowerN/AAC15M1DQ42I/OGVDD1AC16VSSGroundN/AAC17GVDD1PowerN/A	AC4	VSS	Ground	N/A
AC6M1DQ17I/OGVDD1AC7VSSGroundN/AAC8GVDD1PowerN/AAC9M1BA2OGVDD1AC10VSSGroundN/AAC11GVDD1PowerN/AAC12M1A4OGVDD1AC13VSSGroundN/AAC14GVDD1PowerN/AAC15M1DQ42I/OGVDD1AC16VSSGroundN/AAC17GVDD1PowerN/A	AC5	GVDD1	Power	N/A
AC7VSSGroundN/AAC8GVDD1PowerN/AAC9M1BA2OGVDD1AC10VSSGroundN/AAC11GVDD1PowerN/AAC12M1A4OGVDD1AC13VSSGroundN/AAC14GVDD1PowerN/AAC15M1DQ42I/OGVDD1AC16VSSGroundN/AAC17GVDD1PowerN/A	AC6	M1DQ17	I/O	GVDD1
AC8GVDD1PowerN/AAC9M1BA2OGVDD1AC10VSSGroundN/AAC11GVDD1PowerN/AAC12M1A4OGVDD1AC13VSSGroundN/AAC14GVDD1PowerN/AAC15M1DQ42I/OGVDD1AC16VSSGroundN/AAC17GVDD1PowerN/AAC18M1DQ58I/OGVDD1	AC7	VSS	Ground	N/A
AC9M1BA2OGVDD1AC10VSSGroundN/AAC11GVDD1PowerN/AAC12M1A4OGVDD1AC13VSSGroundN/AAC14GVDD1PowerN/AAC15M1DQ42I/OGVDD1AC16VSSGroundN/AAC17GVDD1PowerN/AAC18M1DQ58I/OGVDD1	AC8	GVDD1	Power	N/A
AC10VSSGroundN/AAC11GVDD1PowerN/AAC12M1A4OGVDD1AC13VSSGroundN/AAC14GVDD1PowerN/AAC15M1DQ42I/OGVDD1AC16VSSGroundN/AAC17GVDD1PowerN/AAC18M1DQ58I/OGVDD1	AC9	M1BA2	0	GVDD1
AC11GVDD1PowerN/AAC12M1A4OGVDD1AC13VSSGroundN/AAC14GVDD1PowerN/AAC15M1DQ42I/OGVDD1AC16VSSGroundN/AAC17GVDD1PowerN/AAC18M1DQ58I/OGVDD1	AC10	VSS	Ground	N/A
AC12M1A4OGVDD1AC13VSSGroundN/AAC14GVDD1PowerN/AAC15M1DQ42I/OGVDD1AC16VSSGroundN/AAC17GVDD1PowerN/AAC18M1DQ58I/OGVDD1	AC11	GVDD1	Power	N/A
AC13VSSGroundN/AAC14GVDD1PowerN/AAC15M1DQ42I/OGVDD1AC16VSSGroundN/AAC17GVDD1PowerN/AAC18M1DQ58I/OGVDD1	AC12	M1A4	0	GVDD1
AC14 GVDD1 Power N/A AC15 M1DQ42 I/O GVDD1 AC16 VSS Ground N/A AC17 GVDD1 Power N/A AC18 M1DQ58 I/O GVDD1	AC13	VSS	Ground	N/A
AC15 M1DQ42 I/O GVDD1 AC16 VSS Ground N/A AC17 GVDD1 Power N/A AC18 M1DQ58 I/O GVDD1	AC14	GVDD1	Power	N/A
AC16 VSS Ground N/A AC17 GVDD1 Power N/A AC18 M1DQ58 I/O GVDD1	AC15	M1DQ42	I/O	GVDD1
AC17 GVDD1 Power N/A AC18 M1DQ58 I/O GVDD1	AC16	VSS	Ground	N/A
AC18 M1DQ58 I/O GVDD1	AC17	GVDD1	Power	N/A
	AC18	M1DQ58	I/O	GVDD1



Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
AE9	M1A8	0	GVDD1
AE10	GVDD1	Power	N/A
AE11	VSS	Ground	N/A
AE12	M1A0	0	GVDD1
AE13	GVDD1	Power	N/A
AE14	VSS	Ground	N/A
AE15	M1DQ39	I/O	GVDD1
AE16	GVDD1	Power	N/A
AE17	VSS	Ground	N/A
AE18	M1DQ54	I/O	GVDD1
AE19	GVDD1	Power	N/A
AE20	VSS	Ground	N/A
AE21	GPIO29/UART_TXD ^{5,8}	I/O	NVDD
AE22	TDM1TCK/GE2_RX_CLK ³	I	NVDD
AE23	TDM1RSN/GE2_RX_CTL ³	I/O	NVDD
AE24	VSS	Ground	N/A
AE25	TDM3RCK/GE1_GTX_CLK ³	I/O	NVDD
AE26	TDM3TSN/GE1_RX_CLK ³	I/O	NVDD
AE27	TDM2RSN/GE1_TD2 ³	I/O	NVDD
AE28	TDM2RDT/GE1_TD1 ³	I/O	NVDD
AF1	M1DQ28	I/O	GVDD1
AF2	M1DM3	0	GVDD1
AF3	M1DQ26	I/O	GVDD1
AF4	M1ECC4	I/O	GVDD1
AF5	M1DM8	0	GVDD1
AF6	M1ECC2	I/O	GVDD1
AF7	M1CKE1	0	GVDD1
AF8	M1CK0	0	GVDD1
AF9	M1CK0	0	GVDD1
AF10	M1BA1	0	GVDD1
AF11	M1A1	0	GVDD1
AF12	MIWE	0	GVDD1
AF13	M1DQ37	I/O	GVDD1
AF14	M1DM4	0	GVDD1
AF15	M1DQ36	I/O	GVDD1
AF16	M1DQ32	I/O	GVDD1
AF17	M1DQ55	I/O	GVDD1
AF18	M1DM6	0	GVDD1
AF19	M1DQ53	I/O	GVDD1
AF20	M1DQ52	I/O	GVDD1
AF21	GPIO28/UART_RXD ^{5,8}	I/O	NVDD
AF22	TDM0RSN/GE2_TD2 ³	I/O	NVDD
AF23	TDM0TDT/GE2_TD3 ³	I/O	NVDD
AF24	NVDD	Power	N/A
AF25	TDM2TSN/GE1_TX_CTL ³	I/O	NVDD
AF26	GE1_RX_CTL		NVDD



Ball Number	Signal Name ^{1,2}	Pin Type ¹⁰	Power Rail Name
AH17	M1DQS6	I/O	GVDD1
AH18	M1DQS6	I/O	GVDD1
AH19	M1DQ48	I/O	GVDD1
AH20	M1DQ49	I/O	GVDD1
AH21	VSS	Ground	N/A
AH22	TDM0RCK/GE2_RD2 ³	I/O	NVDD
AH23	TDM0RDT/GE2_RD3 ³	I/O	NVDD
AH24	TDM0TSN/GE2_RD0 ³	I/O	NVDD
AH25	TDM1RCK/GE2_RD1 ³	I/O	NVDD
AH26	TDM3TDT/GE1_RD3 ³	I/O	NVDD
AH27	TDM3TCK/GE1_RD2 ³	I	NVDD
AH28	VSS	Ground	N/A
Notes: 1. F f 2. S 3. S 4. S 5. S	Reserved signals should be disconnected for compatibility with future revisions of the or manufacturing and test purposes only. The assigned signal name is used to indica inconnected (Reserved), pulled down (VSS), or pulled up (VDD). Signal function during power-on reset is determined by the RCW source type. Selection of TDM versus RGMII functionality is determined by the RCW bit values. Selection of RapidIO, SGMII, and PCI Express functionality is determined by the RCN Selection of the GPIO function and other functions is done by GPIO register setup. For thapter in the <i>MSC8154 Reference Manual</i> .	device. Non-user sig ate whether the signa N bit values. or configuration deta	inals are reserved al must be ils, see the <i>GPIO</i>
6. C 7. li 8. F	ppen-orain signal. hternal 20 KΩ pull-up resistor. For signals with GPIO functionality, the open-drain and internal 20 KΩ pull-up resisto	r can be configured l	oy GPIO register

Por signals with GPIO functionality, the open-orial and internal 20 K2 pull-up resistor can be conligured by GPIO register programming. See the *GPIO* chapter of the *MSC8154 Reference Manual* for configuration details.
 Connect to power supply via external filter. See Section 3.2, *PLL Power Supply Design Considerations* for details.

Pin types are: Ground = all VSS connections; Power = all VDD connections; I = Input; O = Output; I/O = Input/Output; NC = not connected.



2.5 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MSC8154.

2.5.1 DDR SDRAM DC Electrical Characteristics

This section describes the DC electrical specifications for the DDR SDRAM interface of the MSC8154.

Note: DDR2 SDRAM uses $V_{DDDDR}(typ) = 1.8 V$ and DDR3 SDRAM uses $V_{DDDDR}(typ) = 1.5 V$.

2.5.1.1 DDR2 (1.8 V) SDRAM DC Electrical Characteristics

Table 6 provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR2 SDRAM.

Note: At recommended operating conditions (see Table 3) with $V_{DDDDR} = 1.8 \text{ V}$.

Parameter/Condition	Symbol	Min	Max	Unit	Notes					
I/O reference voltage	MV _{REF}	$0.49 \times V_{DDDDR}$	$0.51 \times V_{DDDDR}$	V	2, 3, 4					
Input high voltage	V _{IH}	MV _{REF} + 0.125	V _{DDDDR} + 0.3	V	5					
Input low voltage	V _{IL}	-0.3	MV _{REF} - 0.125	V	5					
I/O leakage current	I _{OZ}	-50	50	μΑ	6					
Output high current (V_{OUT} (VOH) = 1.37 V)	I _{ОН}	-13.4	—	mA	7					
Output low current (V _{OUT} (VOL) = 0.33 V)	I _{OL}	13.4	—	mA	7					
Notes: 1. V _{DDDDR} is expected to be within 5 use the same or different sources	0 mV of the DRAM	Notes: 1. V _{DDDDR} is expected to be within 50 mV of the DRAM V _{DD} supply voltage at all times. The DRAM and memory controller can use the same or different sources.								

2. MV_{REF} is expected to be equal to $0.5 \times V_{DDDDR}$ and to track V_{DDDDR} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed ±2% of the DC value.

 V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REF} with a minimum value of MV_{REF} – 0.4 and a maximum value of MV_{REF} + 0.04 V. V_{TT} should track variations in the DC-level of MV_{REF}.

4. The voltage regulator for MV_{REF} must be able to supply up to 300 μ A.

5. Input capacitance load for DQ, DQS, and DQS signals are available in the IBIS models.

6. Output leakage is measured with all outputs are disabled, $0 V \le V_{OUT} \le V_{DDDDR}$.

7. Refer to the IBIS model for the complete output IV curve characteristics.



2.5.2.2 SerDes Reference Clock Receiver Characteristics

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clock inputs are SR1_REF_CLK/SR1_REF_CLK or SR2_REF_CLK/SR2_REF_CLK. Figure 5 shows a receiver reference diagram of the SerDes reference clocks.



Figure 5. Receiver of SerDes Reference Clocks

The characteristics of the clock signals are as follows:

- The supply voltage requirements for V_{DDSXC} are as specified in **Table 3**.
- The SerDes reference clock receiver reference circuit structure is as follows:
 - The SR[1–2]_REF_CLK and SR[1–2]_REF_CLK are internally AC-coupled differential inputs as shown in Figure 5. Each differential clock input (SR[1–2]_REF_CLK or SR[1–2]_REF_CLK) has on-chip 50-Ω termination to GND_{SXC} followed by on-chip AC-coupling.
 - The external reference clock driver must be able to drive this termination.
 - The SerDes reference clock input can be either differential or single-ended. Refer to the differential mode and single-ended mode descriptions below for detailed requirements.
- The maximum average current requirement also determines the common mode voltage range.
 - When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA because the input is AC-coupled on-chip.
 - This current limitation sets the maximum common mode input voltage to be less than 0.4 V (0.4 V / 50 = 8 mA) while the minimum common mode input level is 0.1 V above GND_{SXC}. For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 mA to 16 mA (0-0.8 V), such that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the common mode voltage at 400 mV.
 - If the device driving the SR[1–2]_REF_CLK and $\overline{SR[1-2]}_REF_CLK$ inputs cannot drive 50 Ω to GND_{SXC} DC or the drive strength of the clock driver chip exceeds the maximum input current limitations, it must be AC-coupled externally.
- The input amplitude requirement is described in detail in the following sections.



Parameter	Symbol	Min	Typical	Max	Units	Notes
Differential input voltage	V _{IN}	200	Ι	1600	mVp-p	1
Notes: 1 Measured at receiver						

Table 14. Serial RapidIO Receiver DC Specifications

2.5.3.4 **DC-Level Requirements for SGMII Configurations**

Note: Specifications are valid at the recommended operating conditions listed in Table 3

Table 15 describes the SGMII SerDes transmitter AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SR[1–2]_TX[n] and $\overline{SR[1-2]_TX}[n]$) as shown in Figure 10.

Parameter	Symbol	Min	Тур	Max	Unit	Notes	
Output high voltage	V _{OH}	_	_	XV _{DD_SRDS-Typ} /2 + V _{OD} _{-max} /2	mV	1	
Output low voltage	V _{OL}	$XV_{DD_SRDS-Typ}/2 - V_{OD} _{max}/2$	—	_	mV	1	
Output differential	V _{OD}	323	500	725	mV	2,3,4	
voltage (XV _{DD-Typ} at		296	459	665		2,3,5	
1.0 V)		269	417	604		2,3,6	
		243	376	545		2,3,7	
		215	333	483		2,3,8	
		189	292	424		2,3,9	
		162	250	362		2,3,10	
Output impedance (single-ended)	R _O	40	50	60	Ω	—	
Notes: 1. This do 2. The V _C equalize	 Notes: 1. This does not align to DC-coupled SGMII. XV_{DD_SRDS2-Typ} = 1.1 V. 2. The V_{OD} value shown in the table assumes full multitude by setting srd_smit_lvl as 000 and the following transmit equalization setting in the XMITEQAB (for lanes A and B) or XMITEQEF (for lanes E and F) bit field of Control Register: 						

Table 15. SGMII DC Transmitter Electrical Characteristics

The MSB (bit 0) of the above bit field is set to zero (selecting the full V_{DD-DIFF-p-p} amplitude which is power up default);

• The LSB (bit [1-3]) of the above bit field is set based on the equalization settings listed in notes 4 through 10. The |V_{OD}| value shown in the Typ column is based on the condition of XV_{DD_SRDS2-Typ} = 1.0 V, no common mode offset 3. variation (V_{OS} =500mV), SerDes transmitter is terminated with 100- Ω differential load between

- Equalization setting: 1.0x: 0000. 4.
- 5. Equalization setting: 1.09x: 1000.
- Equalization setting: 1.2x: 0100. 6.
- Equalization setting: 1.33x: 1100. 7.
- Equalization setting: 1.5x: 0010. 8.
- Equalization setting: 1.71x: 1010. 9.
- 10. Equalization setting: 2.0x: 0110.
- 11. $|V_{OD}| = |V_{SR[1-2]} T_{Xn} V_{SR[1-2]} T_{Xn}|$. $|V_{OD}|$ is also referred to as output differential peak voltage. $V_{TX-DIFF_{D-D}} = 2^*|V_{OD}|$



2.5.4 **RGMII and Other Interface DC Electrical Characteristics**

Table 17 describes the DC electrical characteristics for the following interfaces:

- RGMII Ethernet
- SPI
- TDM
- GPIO
- UART
- TIMER
- EE
- I²C
- Interrupts (IRQn, NMI_OUT, INT_OUT)
- Clock and resets (CLKIN, PORESET, HRESET, SRESET)
- DMA External Request
- JTAG signals

Table 17. 2.5 V I/O DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.7	—	V	1
Input low voltage	V _{IL}	—	0.7	V	1
Input high current (V _{IN} = V _{DDIO})	I _{IN}	—	30	μΑ	2
Output high voltage ($V_{DDIO} = min$, $I_{OH} = -1.0 mA$)	V _{OH}	2.0	VDDIO + 0.3	V	1
Output low voltage (V _{DDIO} = min, I _{OL} = 1.0 mA)	V _{OL}	GND – 0.3	0.40	V	1
Notes:1.The min V _{IL} and max V _{IH} values are based on2.The symbol V _{IN} represents the input voltage of	the respective mi f the supply. It is r	in and max V _{IN} va referenced in Tabl	lues listed in Tabl e 3.	e 3.	



Figure 13 shows the DDR SDRAM output timing diagram.



Figure 13. DDR SDRAM Output Timing

Figure 14 provides the AC test load for the DDR2 and DDR3 controller bus.



Figure 14. DDR2 and DDR3 Controller Bus AC Test Load

2.6.1.3 DDR2 and DDR3 SDRAM Differential Timing Specifications

This section describes the DC and AC differential timing specifications for the DDR2 and DDR3 SDRAM controller interface. Figure 15 shows the differential timing specification.



Figure 15. DDR2 and DDR3 SDRAM Differential Timing Specifications

Note: VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as \overline{MCK} or \overline{MDQS}).



Table 24. SR[1–2]_REF_CLK and SR[1–2]_REF_CLK Input Clock Requirements (continued)

Parameter			Symbol	Min	Typical	Max	Units	Notes
Notes:	1. 2. 3. 4. 5. 6.	Caution: Only 100 and 125 have b Limits from PCI Express CEM Rev <u>Measured from -200</u> mV to +200 r SR[1-2]_REF_CLK). The signal m measurement window is centered Measurement taken from differenti Measurement taken from single-er Matching applies to rising edge for	een tested. Other va 1.0a nV on the differentia ust be monotonic th on the differential ze al waveform uded waveform SR[1-2] REF CLK	l alues will not wo I waveform (der rough the meas ero crossing. Se C and falling edg	rk correctly with ived from SR[1 urement region e Figure 16. e rate for SR[1-	–2]_REF_CLK for rise and fal	system. minus I time. The 400 It is measured	mV using a
		200 mV window centered on the m median cross point is used to calcu rise edge rate of SR[1–2]_REF_CI difference should not exceed 20%	edian cross point wi ulate the voltage thre .K should be compa of the slowest edge	here SR[1–2]_R esholds that the red to the fall ec rate. See Figur	EF_CLK rising oscilloscope us dge rate of SR[[*] e 17.	meets SR[1–2] ses for the edge 1–2]_REF_CLK	REF_CLK fall rate calculation the maximum	ing. The ns. The allowed



Figure 16. Differential Measurement Points for Rise and Fall Time

Figure 17. Single-Ended Measurement Points for Rise and Fall Time Matching



2.6.2.2 PCI Express AC Physical Layer Specifications

The AC requirements for PCI Express implementations have separate requirements for the Tx and Rx lines. The MSC8154 supports a 2.5 Gbps PCI Express interface defined by the *PCI Express Base Specification, Revision 1.0a*. The transmitter specifications are defined in Table 25 and the receiver specifications are defined in Table 26. The parameters are specified at the component pins. the AC timing specifications do not include REF_CLK jitter.

Note: Specifications are valid at the recommended operating conditions listed in Table 3.

Table 25. PCI Express (2.5 Gbps) Differential Transmitter (Tx) Output AC Specifications

Parameter	Symbol	Min	Typical	Мах	Units	Notes
Unit interval	UI	399.88	400.00	400.12	ps	1
Minimum Tx eye width	T _{TX-EYE}	0.70	—	—	UI	2, 3
Maximum time between the jitter median and maximum deviation from the median.	T _{TX-EYE-MEDIAN-} to-MAX-JITTER	_	_	0.15	UI	3, 4
AC coupling capacitor	C _{TX}	75	—	200	nF	5

Notes: 1. Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. No test load is necessarily associated with this value.

2. The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI.

3. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 8 and measured over any 250 consecutive Tx UIs. A T_{TX-EYE} = 0.70 UI provides for a total sum of deterministic and random jitter budget of T_{TX-JITTER-MAX} = 0.30 UI for the transmitter collected over any 250 consecutive Tx UIs. The T_{TX-EYE-MEDIAN-to-MAX-JITTER} median is less than half of the total Tx jitter budget collected over any 250 consecutive Tx UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. Jitter is defined as the measurement variation of the crossing points (V_{TX-DIFFp-p} = 0 V) in relation to a recovered Tx UI. A recovered Tx UI is calculated over 3500 consecutive unit intervals of sample data.

4. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI.

5. All transmitters shall be AC-coupled. The AC coupling is required either within the media or within the transmitting component itself. The SerDes transmitter does not have built-in Tx capacitance. An external AC coupling capacitor is required.

Table 26. PCI Express (2.5 Gbps) Differential Receiver (Rx) Input AC Specifications

Parameter	Symbol	Min	Typical	Мах	Units	Notes
Unit Interval	UI	399.88	400.00	400.12	ps	1
Minimum receiver eye width	T _{RX-EYE}	0.4	—	—	UI	2, 3, 4
Maximum time between the jitter median and maximum deviation from the median.	T _{RX-EYE-MEDIAN-to-MAX} -JITTER	_	_	0.3	UI	3, 4, 5

Notes: 1. Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. No test load is necessarily associated with this value.

2. The maximum interconnect media and transmitter jitter that can be tolerated by the receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI.

3. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 8 should be used as the Rx device when taking measurements. If the clocks to the Rx and Tx are not derived from the same reference clock, the Tx UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.

4. A T_{RX-EYE} = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect collected any 250 consecutive UIs. The T_{RX-EYE-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive Tx UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the Rx and Tx are not derived from the same reference clock, the Tx UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.

5. Jitter is defined as the measurement variation of the crossing points (V_{RX-DIFFp-p} = 0 V) in relation to a recovered Tx UI. A recovered Tx UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI. It is recommended that the recovered Tx UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.



Figure 21 shows the TDM transmit signal timing.



Figure 21. TDM Transmit Signals

Figure 22 provides the AC test load for the TDM/SI.



Figure 22. TDM AC Test Load

2.6.4 Timers AC Timing Specifications

Table 32 lists the timer input AC timing specifications.

Table 32. Timers Input AC Timing Specifications

Characteristics		Symbol	Minimum	Unit	Notes	
Timers ir	nputs-	-minimum pulse width	T _{TIWID}	8	ns	1, 2
Notes: 1. The maximum allowed frequency of timer outputs is 125 MHz. Configure the timer modules appropriately.						
2. Timer inputs and outputs are asynchronous to any visible clock. Timer outputs should be synchronized before use by any						
	external synchronous logic. Timer inputs are required to be valid for at least t _{TIWID} ns to ensure proper operation.					

Note: For recommended operating conditions, see Table 3.

Figure 23 shows the AC test load for the timers.



Figure 23. Timer AC Test Load

Electrical Characteristics

2.6.5.2 RGMII AC Timing Specifications

Table 34 presents the RGMII AC timing specifications for applications requiring an on-board delayed clock.

Table 34. RGMII at 1 Gbps² with On-Board Delay³ AC Timing Specifications

		Parameter/Condition	Symbol	Min	Тур	Max	Unit
Data to clock output skew (at transmitter) ⁴		t _{SKEWT}	0.5		0.5	ns	
Data to clock input skew (at receiver) ⁴ t _{SKEWR} 1 – 2.6 n				ns			
Notes:	1. 2. 3. 4.	At recommended operating conditions with V_{DDIO} of 2.5 V ± 5%. RGMII at 100 Mbps support is guaranteed by design. Program GCR4 as 0x00000000. This implies that PC board design requires clocks to be routed such the less than 2.0 ns is added to the associated clock signal.	nat an additiona	l trace dela	ay of great	er than 1.5	5 ns and

Table 35 presents the RGMII AC timing specification for applications required non-delayed clock on board.

Table 35 RGMII at 1 Gbps	² with No On-Board Delav ³	AC Timing Specifications
Table 55. Noivill at 1 Obps	with NO On-Doard Delay	AC mining opecifications

		Parameter/Condition	Symbol	Min	Тур	Max	Unit
Data to o	clock	output skew (at transmitter) ⁴	t _{SKEWT}	-2.6	—	-1.0	ns
Data to clock input skew (at receiver) ⁴			t _{SKEWR}	-0.5	—	0.5	ns
Notes:	1. 2. 3. 4.	At recommended operating conditions with V_{DDIO} of 2.5 V ± 5%. RGMII at 100 Mbps support is guaranteed by design. GCR4 should be programmed as 0x000CC330. This implies that PC board design requires clocks to be routed with no	additional trac	e delay			

Figure 25 shows the RGMII AC timing and multiplexing diagrams.



Figure 25. RGMII AC Timing and Multiplexing



2.6.6 SPI Timing

Table 36 lists the SPI input and output AC timing specifications.

Table 36. SPI AC Timing Specifications

Parameter	Symbol ¹	Min	Max	Unit	Note
SPI outputs valid—Master mode (internal clock) delay	t _{NIKHOV}		6	ns	2
SPI outputs hold—Master mode (internal clock) delay	t _{NIKHOX}	0.5	—	ns	2
SPI outputs valid—Slave mode (external clock) delay	t _{NEKHOV}	—	12	ns	2
SPI outputs hold—Slave mode (external clock) delay	t _{NEKHOX}	2	—	ns	2
SPI inputs—Master mode (internal clock) input setup time	t _{NIIVKH}	12	—	ns	—
SPI inputs—Master mode (internal clock) input hold time	t _{NIIXKH}	0	—	ns	—
SPI inputs—Slave mode (external clock) input setup time	t _{NEIVKH}	4	—	ns	—
SPI inputs—Slave mode (external clock) input hold time	t _{NEIXKH}	2	—	ns	—

Notes: 1. The symbols used for timing specifications follow the pattern of t_(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).

2. Output specifications are measured from the 50% level of the rising edge of SPICLK to the 50% level of the signal. Timings are measured at the pin.

Figure 26 provides the AC test load for the SPI.



Figure 26. SPI AC Test Load

Figure 27 and Figure 28 represent the AC timings from Table 36. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 27 shows the SPI timings in slave mode (external clock).



Note: measured with SPMODE[CI] = 0, SPMODE[CP] = 0

Figure 27. SPI AC Timing in Slave Mode (External Clock)

Figure 28 shows the SPI timings in master mode (internal clock).

3.2 PLL Power Supply Design Considerations

Each global PLL power supply must have an external RC filter for the PLLn_AVDD input (see Figure 37) in which the following components are defined as listed:

- $R = 5 \ \Omega \pm 5\%$
- $C1 = 10 \,\mu\text{F} \pm 10\%$, 0603, X5R, with ESL $\leq 0.5 \,\text{nH}$, low ESL Surface Mount Capacitor.
- $C2 = 1.0 \ \mu\text{F} \pm 10\%$, 0402, X5R, with ESL $\leq 0.5 \ \text{nH}$, low ESL Surface Mount Capacitor.

Note: A higher capacitance value for C2 may be used to improve the filter as long as the other C2 parameters do not change.

All three PLLs can connect to a single supply voltage source (such as a voltage regulator) as long as the external RC filter is applied to each PLL separately. For optimal noise filtering, place the circuit as close as possible to its PLLn_AVDD inputs.



Figure 37. PLL Supplies

Each SerDes PLL power supply must be filtered using a circuit similar to the one shown in Figure 38, to ensure stability of the internal clock. For maximum effectiveness, the filter circuit should be placed as closely as possible to the SRn_PLL_AVDD ball to ensure it filters out as much noise as possible. The ground connection should be near the SRn_PLL_AVDD ball. The 0.003 μ F capacitor is closest to the ball, followed by the two 2.2 μ F capacitors, and finally the 1 Ω resistor to the board supply plane. The capacitors are connected from SRn_PLL_AVDD to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All trances should be kept short, wide, and direct.



Figure 38. SerDes PLL Supplies



ware Design Considerations

3.3 Clock and Timing Signal Board Layout Considerations

When laying out the system board, use the following guidelines:

- Keep clock and timing signal paths as short as possible and route with 50 Ω impedance.
- Use a serial termination resistor placed close to the clock buffer to minimize signal reflection. Use the following equation to compute the resistor value:

Rterm = Rim - Rbuf

where Rim = trace characteristic impedance

Rbuf = clock buffer internal impedance.

3.4 SGMII AC-Coupled Serial Link Connection Example

Figure 39 shows an example of a 4-wire AC-coupled serial link connection. For additional layout suggestions, see *AN3556 MSC815x High Speed Serial Interface Hardware Design Considerations*, available on the Freescale website or from your local sales office or representative.



Figure 39. 4-Wire AC-Coupled SGMII Serial Link Connection Example



Signal Name	Pin Connection			
SR[1–2]_RXD <i>n</i>	SXCVSS			
SR[1-2]_RXDn	SXCVSS			
SR[1-2]_TXDn	NC			
SR[1-2]_TXD n	NC			
SR[1-2]_PLL_AVDD	in use			
SR[1–2]_PLL_AGND	in use			
SXPVSS	in use			
SXCVSS	in use			
SXPVDD	in use			
SXCVDD in use				
Note: The <i>n</i> indicates the lane number {0,1,2,3} for all unused lanes.				

Table 45. Connectivity of HSSI Related Pins When Specific Lane Is Not Used (continued)

3.5.3 RGMII Ethernet Related Pins

Note: Table 46 and Table 47 assume that the alternate function of the specified pin is not used. If the alternate function is used, connect the pin as required to support that function.

Table 46. Connectivity of RGMII Related Pins When the RGMII Interface Is Not Used

Signal Name	Pin Connection		
GE1_RX_CTL	GND		
GE2_TX_CTL	NC		
Note: Assuming GE1 and GE2 are disabled in the reset configuration word.			

GE_MDC and GE_MDIO pins should be connected as required by the specified protocol. If neither GE1 nor GE2 is used, Table 47 lists the recommended management pin connections.

Table 47. Connectivity of GE Management Pins When GE1 and GE2 Are Not Used

Signal Name	Pin Connection
GE_MDC	NC
GE_MDIO	NC

3.5.4 TDM Interface Related Pins

Table 48 lists the board connections of the TDM pins when an entire specific TDM is not used. For multiplexing options that select a subset of a TDM interface, use the connections described in Table 48 for those signals that are not selected. Table 48 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Table 48. Connectivity of TDM Related Pins When TDM Interface Is Not Used

Signal Name	Pin Connection
TDM <i>n</i> RCLK	GND
TDM n RDAT	GND
TDM <i>n</i> RSYN	GND



ware Design Considerations

Table 48. Connectivity of TDM Related Pins When TDM Interface Is Not Used

Signal Name	Pin Connection
TDMnTCLK	GND
TDMT <i>n</i> DAT	GND
TDM n TSYN	GND
V _{DDIO}	2.5 V
Notes: 1. n = {0, 1, 2,3} 2. In case of subset of TDM interface usage please make MSC8154 Reference Manual for details.	e sure to disable unused TDM modules. See <i>TDM</i> chapter in the

3.5.5 Miscellaneous Pins

Table 49 lists the board connections for the pins not required by the system design. Table 49 assumes that the alternate function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected function.

Table 49. Connectivity of Individual Pins When They Are Not Required

Signal Name	Pin Connection
CLKOUT	NC
EE0	GND
EE1	NC
GPIO[31–0]	NC
SCL	See the GPIO connectivity guidelines in this table.
SDA	See the GPIO connectivity guidelines in this table.
ĪNT_OUT	NC
IRQ[15-0]	See the GPIO connectivity guidelines in this table.
NMI	V _{DDIO}
NMI_OUT	NC
RC[21–0]	GND
STOP_BS	GND
ТСК	GND
TDI	GND
TDO	NC
TMR[4–0]	See the GPIO connectivity guidelines in this table.
TMS	GND
TRST	See Section 3.1 for guidelines.
URXD	See the GPIO connectivity guidelines in this table.
UTXD	See the GPIO connectivity guidelines in this table.
DDN[1-0]	See the GPIO connectivity guidelines in this table.
DRQ[1-0]	See the GPIO connectivity guidelines in this table.
RCW_LSEL_0	GND
RCW_LSEL_1	GND
RCW_LSEL_2	GND
RCW_LSEL_3	GND
V _{DDIQ}	2.5 ∨

Note: For details on configuration, see the *MSC*8154 *Reference Manual*. For additional information, refer to the *MSC*815x and *MSC*825x DSP Family Design Checklist.