

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	C166SV2
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, EBI/EMI, SPI, UART/USART
Peripherals	PWM, WDT
Number of I/O	79
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	2.35V ~ 2.7V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	PG-TQFP-100-5
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc164d-32f20f-bb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Summary of Features

- Programmable External Bus Characteristics for Different Address Ranges
- Multiplexed or Demultiplexed External Address/Data Buses
- Selectable Address Bus Width
- 16-Bit or 8-Bit Data Bus Width
- Four Programmable Chip-Select Signals
- Up to 79 General Purpose I/O Lines,
- partly with Selectable Input Thresholds and Hysteresis
- On-Chip Bootstrap Loader
- Supported by a Large Range of Development Tools like C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Debug Support via JTAG Interface
- 100-Pin Green TQFP Package, 0.5 mm (19.7 mil) pitch (RoHS compliant)

Ordering Information

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- the derivative itself, i.e. its function set, the temperature range, and the supply voltage
- the package and the type of delivery.

For the available ordering codes for the XC164D please refer to your responsible sales representative or your local distributor.

Note: The ordering codes for Mask-ROM versions are defined for each product after verification of the respective ROM code.

This document describes several derivatives of the XC164D group. **Table 1** enumerates these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product.

For simplicity all versions are referred to by the term **XC164D** throughout this document.



Summary of Features

Table 1 XC164D D	erivative S	ynopsis		
Derivative ¹⁾	Temp. Range	Program Memory	On-Chip RAM	Interfaces
Standard Devices ²⁾				
SAF-XC164D-32F40F SAF-XC164D-32F20F	-40 °C to 85 °C	256 Kbytes Flash	2 Kbytes DPRAM, 4 Kbytes DSRAM, 6 Kbytes PSRAM	ASC0, ASC1, SSC0, SSC1, CAN0, CAN1, CC6
ROM Devices				
SAF-XC164D-32R40F SAF-XC164D-32R20F	-40 °C to 85 °C	256 Kbytes ROM	2 Kbytes DPRAM, 4 Kbytes DSRAM, 6 Kbytes PSRAM	ASC0, ASC1, SSC0, SSC1, CAN0, CAN1, CC6
1) This Data Sheet is valid for d	evices starting	with and includir	ng design step BB.	•

 The Flash speed grading indicates the access time to the on-chip Flash module. According to this access time Flash waitstates must be selected (bitfield WSFLASH in register IMBCTRL) according to the intended

operating frequency. For more details, please refer to Section 4.3.2.



2.2 Pin Configuration and Definition

The pins of the XC164D are described in detail in **Table 2**, including all their alternate functions. **Figure 2** summarizes all pins in a condensed way, showing their location on the 4 sides of the package. E*) and C*) mark pins to be used as alternate external interrupt inputs, C*) marks pins that can have CAN interface lines assigned to them.



Figure 2 Pin Configuration (top view)



Table 2	2 Pin Definitions and Functions					
Symbol	Pin Num.	Input Outp.	Function			
RSTIN	1	1	Reset Input with Schmitt-Trigger characteristics. A low level at this pin while the oscillator is running resets the XC164D. A spike filter suppresses input pulses < 10 ns. Input pulses > 100 ns safely pass the filter. The minimum duration for a safe recognition should be 100 ns + 2 CPU clock cycles.			
			Note: The reset duration must be sufficient to let the hardware configuration signals settle. <u>External</u> circuitry must guarantee low level at the RSTIN pin at least until both power supply voltages have reached the operating range.			
P20.12	2	10	For details, please refer to the description of P20 .			
NMI	3	1	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the XC164D into power down mode. If NMI is high, when PWRDN is executed, the part will continue to run in normal mode. If not used, pin NMI should be pulled high externally.			
P0H.0- P0H.3	47	10	For details, please refer to the description of PORT0 .			



Table 2Pin Definitions and Functions (cont'd)

Symbol	Pin Num.	Input Outp.	Function
TRST	36	1	Test-System Reset Input. For normal system operation, pin TRST should be held low. A high level at this pin at the rising edge of RSTIN activates the XC164CM's debug system. In this case, pin TRST must be driven low once to reset the debug system.



Table 2	Pin Definitions and Functions (cont'd)				
Symbol	Pin Num.	Input Outp.	Function		
P3		10	Port 3 is a programme state) or ou driver). The or special).	14-bit bidirectional I/O port. Each pin can be ed for input (output driver in high-impedance itput (configurable as push/pull or open drain e input threshold of Port 3 is selectable (standard	
P3.1	39	0 I/O I	The followin T6OUT RxD1 EX1IN TCK	ng Port 3 pins also serve for alternate functions: GPT2 Timer T6 Toggle Latch Output, ASC1 Data Input (Async.) or Inp./Outp. (Sync.), Fast External Interrupt 1 Input (alternate pin A), Debug System: JTAG Clock Input	
P3.2	40	1	CAPIN TDI	GPT2 Register CAPREL Capture Input, Debug System: JTAG Data In	
P3.3	41	0 0	T3OUT TDO	GPT1 Timer T3 Toggle Latch Output, Debug System: JTAG Data Out	
P3.4	42	1	T3EUD TMS	GPT1 Timer T3 External Up/Down Control Input, Debug System: JTAG Test Mode Selection	
P3.5	43	 0 0	T4IN TxD1 BRKOUT	GPT1 Timer T4 Count/Gate/Reload/Capture Inp ASC0 Clock/Data Output (Async./Sync.), Debug System: Break Out	
P3.6	44	1	T3IN	GPT1 Timer T3 Count/Gate Input	
P3.7	45	1	T2IN BRKIN	GPT1 Timer T2 Count/Gate/Reload/Capture Inp Debug System: Break In	
P3.8	46	I/O	MRST0	SSC0 Master-Receive/Slave-Transmit In/Out.	
P3.9	47	I/O	MTSR0	SSC0 Master-Transmit/Slave-Receive Out/In.	
P3.10	48	0 I	TxD0 EX2IN	ASC0 Clock/Data Output (Async./Sync.), Fast External Interrupt 2 Input (alternate pin B)	
P3.11	49	1/O 1	RxD0 FX2IN	ASC0 Data Input (Async.) or Inp./Outp. (Sync.), Fast External Interrupt 2 Input (alternate pin A)	
P3.12	50	0 0 I	BHE WRH EX3IN	External Memory High Byte Enable Signal, External Memory High Byte Write Strobe, Fast External Interrupt 3 Input (alternate pin B)	
P3.13	51	I/O I	SCLK0 EX3IN	SSC0 Master Clock Output / Slave Clock Input., Fast External Interrupt 3 Input (alternate pin A)	
P3.15	52	0 0	CLKOUT FOUT	System Clock Output (= CPU Clock), Programmable Frequency Output	



Table 2	Table 2Pin Definitions and Functions (cont'd)					
Symbol	Pin Num.	Input Outp.	Function			
P4		10	Port 4 is an 8-bit bidirectional I/O port. Each pin can be programmed for input (output driver in high-impedance state) or output (configurable as push/pull or open drain driver). The input threshold of Port 4 is selectable (standard			
			or special). Port 4 can be used to output the segment address lines, the optional chip select lines, and for serial interface lines: ¹⁾			
P4.0	53	0 0	A16 Least Significant Segment Address Line, CS3 Chip Select 3 Output			
P4.1	54	0	A17 Segment Address Line, CS2 Chip Select 2 Output			
P4.2	55	0	A18 Segment Address Line, CS1 Chip Select 1 Output			
P4.3	56	0	A19 Segment Address Line, CS0 Chip Select 0 Output			
P4.4	57	0	A20 Segment Address Line, CAN1_RxD CAN Node B Receive Data Input,			
P4.5	58	 0 	EX5INFast External Interrupt 5 Input (alternate pin B)A21Segment Address Line,CAN0_RxD CAN Node A Receive Data Input,			
P4.6	59	0	EX4INFast External Interrupt 4 Input (alternate pin B)A22Segment Address Line,CAN0_TxD CAN Node A Transmit Data Output,EX5INFast External Interrupt 5 Input (alternate pin A)			
P4.7	60	0 1 0 1	A23Most Significant Segment Address Line,CAN0_RxD CAN Node A Receive Data Input,CAN1_TxD CAN Node B Transmit Data Output,EX4INFast External Interrupt 4 Input (alternate pin A)			



Table 2	Pi	n Definit	tions and F	unctions (cont'd)
Symbol	Pin Num.	Input Outp.	Function	
P20		IO	Port 20 is a programme state) or ou (standard of The followi	a 5-bit bidirectional I/O port. Each pin can be ed for input (output driver in high-impedance utput. The input threshold of Port 20 is selectable or special). ing Port 20 pins also serve for alternate functions:
P20.0	63	0	RD	External Memory Read Strobe, activated for every external instruction or data read access.
P20.1	64	0	WR/WRL	External Memory Write Strobe. In WR-mode this pin is activated for every external data write access. In WRL-mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus.
P20.4	65	0	ALE	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes
P20.5	66	1	ĒĀ	External Access Enable pin. A low level at this pin during and after Reset forces the XC164D to latch the configuration from PORT0 and pin RD, and to begin instruction execution out of external memory. A high level forces the XC164D to latch the configuration from pins RD, ALE, and WR, and to begin instruction execution out of the internal program memory. "ROMless" versions must have this pin tied to '0'.
P20.12	2	0	RSTOUT	Internal Reset Indication Output. Is activated asynchronously with an external hardware reset. It may also be activated (selectable) synchronously with an internal software or watchdog reset. Is deactivated upon the execution of the EINIT instruction, optionally at the end of reset, or at any time (before EINIT) via user software. 20 pins may input configuration values (see EA).



3.3 Central Processing Unit (CPU)

The main core of the CPU consists of a 5-stage execution pipeline with a 2-stage instruction-fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and accumulate unit (MAC), a register-file providing three register banks, and dedicated SFRs. The ALU features a multiply and divide unit, a bit-mask generator, and a barrel shifter.



Figure 4 CPU Block Diagram

Based on these hardware provisions, most of the XC164D's instructions can be executed in just one machine cycle which requires 25 ns at 40 MHz CPU clock. For



3.4 Interrupt System

With an interrupt response time of typically 8 CPU clocks (in case of internal program execution), the XC164D is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the XC164D supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source, or the destination pointer, or both. An individual PEC transfer counter is implicitly decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The XC164D has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt nodes. Via its related register, each node can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt nodes has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge, or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

Table 4 shows all of the possible XC164D interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Note: Interrupt nodes which are not assigned to peripherals (unassigned nodes), may be used to generate software controlled interrupt requests by setting the respective interrupt request bit (xIR).



The XC164D also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

Table 5 shows all of the possible exceptions or error conditions that can arise during runtime:

Exception Condition	Trap Flag	Trap Vector	Vector Location ¹⁾	Trap Number	Trap Priorit y	
 Reset Functions: Hardware Reset Software Reset Watchdog Timer Overflow 	_	RESET RESET RESET	xx'0000 _H xx'0000 _H xx'0000 _H	00 _H 00 _H 00 _H	 	
 Class A Hardware Traps: Non-Maskable Interrupt Stack Overflow Stack Underflow Software Break 	NMI STKOF STKUF SOFTBRK	NMITRAP STOTRAP STUTRAP SBRKTRAP	xx'0008 _H xx'0010 _H xx'0018 _H xx'0020 _H	02 _н 04 _н 06 _н 08 _н	 	
 Class B Hardware Traps: Undefined Opcode PMI Access Error Protected Instruction Fault Illegal Word Operand Access 	UNDOPC PACER PRTFLT ILLOPA	BTRAP BTRAP BTRAP BTRAP	xx'0028 _H xx'0028 _H xx'0028 _H xx'0028 _H	0A _H 0A _H 0A _H 0A _H	 	
Reserved	-	_	[2C _H - 3C _H]	[0B _H - 0F _H]	-	
Software Traps TRAP Instruction 	_	_	Any [xx'0000 _H - xx'01FC _H] in steps of 4 _H	Any [00 _н - 7F _н]	Current CPU Priority	

Table 5Hardware Trap Summary

1) Register VECSEG defines the segment where the vector table is located to.









3.16 **Power Management**

The XC164D provides several means to control the power it consumes either at a given time or averaged over a certain timespan. Three mechanisms can be used (partly in parallel):

• **Power Saving Modes** switch the XC164D into a special operating mode (control via instructions).

Idle Mode stops the CPU while the peripherals can continue to operate.

Sleep Mode and Power Down Mode stop all clock signals and all operation (RTC may optionally continue running). Sleep Mode can be terminated by external interrupt signals.

• **Clock Generation Management** controls the distribution and the frequency of internal and external clock signals. While the clock signals for currently inactive parts of logic are disabled automatically, the user can reduce the XC164D's CPU clock frequency which drastically reduces the consumed power.

External circuitry can be controlled via the programmable frequency output FOUT.

• **Peripheral Management** permits temporary disabling of peripheral modules (control via register SYSCON3). Each peripheral can separately be disabled/enabled.

The on-chip RTC supports intermittent operation of the XC164D by generating cyclic wake-up signals. This offers full performance to quickly react on action requests while the intermittent sleep phases greatly reduce the average power consumption of the system.



4.2 DC Parameters

Table 11DC Characteristics (Operating Conditions apply)¹⁾

Parameter	Symbol		Limit Values		Unit	Test Condition
			Min.	Max.		
Input low voltage TTL (all except XTAL1)	V _{IL}	SR	-0.5	0.2 × V _{DDP} - 0.1	V	-
Input low voltage XTAL1 ²⁾	V _{ILC}	SR	-0.5	$0.3 imes V_{ m DDI}$	V	-
Input low voltage (Special Threshold)	V _{ILS}	SR	-0.5	$0.45 \times V_{\text{DDP}}$	V	3)
Input high voltage TTL (all except XTAL1)	V _{IH}	SR	$0.2 \times V_{\text{DDP}} + 0.9$	V _{DDP} + 0.5	V	-
Input high voltage XTAL1 ²⁾	V _{IHC}	SR	$0.7 imes V_{ m DDI}$	V _{DDI} + 0.5	V	-
Input high voltage (Special Threshold)	V _{IHS}	SR	0.8 × V _{DDP} - 0.2	V _{DDP} + 0.5	V	3)
Input Hysteresis (Special Threshold)	HYS		$0.04 \times V_{\text{DDP}}$	-	V	V_{DDP} in [V], Series resis- tance = 0 $\Omega^{3)}$
Output low voltage	V _{OL}	CC	-	1.0	V	$I_{\rm OL} \leq I_{\rm OLmax}^{4)}$
			-	0.45	V	$I_{\rm OL} \leq I_{\rm OLnom}^{4)5)}$
Output high voltage ⁶⁾	V _{OH}	CC	V _{DDP} - 1.0	_	V	$I_{\rm OH} \ge I_{\rm OHmax}^{4)}$
			V _{DDP} - 0.45	_	V	$I_{\rm OH} \ge I_{\rm OHnom}^{4)5)$
Input leakage current (Port 5) ⁷⁾	I _{OZ1}	СС	_	±300	nA	$0 V < V_{IN} < V_{DDP},$ $T_A \le 125 \text{ °C}$
				±200	nA	$0 V < V_{IN} < V_{DDP},$ $T_A \le 85 \ ^{\circ}C^{14})$
Input leakage current (all other ⁸⁾) ⁷⁾	I _{OZ2}	CC	-	±500	nA	0.45 V < V _{IN} < V _{DDP}
Configuration pull-up	$I_{\rm CPUH}^{10)}$		-	-10	μA	$V_{\rm IN} = V_{\rm IHmin}$
current ⁹⁾	$I_{\text{CPUL}}^{(11)}$		-100	-	μA	$V_{\rm IN} = V_{\rm ILmax}$
Configuration pull-	$I_{\rm CPDL}^{10)}$		_	10	μA	$V_{\rm IN} = V_{\rm ILmax}$
down current ⁽²⁾	$I_{\rm CPDH}^{11)}$		120	_	μA	$V_{\rm IN} = V_{\rm IHmin}$



Table 11	DC Characteristics (Operating	Conditions	apply) ¹⁾	(cont'd)
----------	----------------------	-----------	------------	----------------------	----------

Parameter	Symbol		Limit	Limit Values		Test Condition
			Min.	Max.		
Level inactive hold current ¹³⁾	<i>I</i> _{LHI} ¹⁰⁾		-	-10	μA	$V_{\rm OUT}$ = 0.5 × $V_{\rm DDP}$
Level active hold current ¹³⁾	$I_{\text{LHA}}^{(11)}$		-100	-	μA	V _{OUT} = 0.45 V
XTAL1 input current	I _{IL}	CC	-	±20	μA	$0 V < V_{IN} < V_{DDI}$
Pin capacitance ¹⁴⁾ (digital inputs/outputs)	C _{IO}	CC	-	10	pF	-

1) Keeping signal levels within the limits specified in this table, ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current I_{OV} .

2) If XTAL1 is driven by a crystal, reaching an amplitude (peak to peak) of $0.4 \times V_{DDI}$ is sufficient.

3) This parameter is tested for P3, P4, P9.

4) The maximum deliverable output current of a port driver depends on the selected output driver mode, see Table 12, Current Limits for Port Output Drivers. The limit for pin groups must be respected.

- 5) As a rule, with decreasing output current the output levels approach the respective supply level ($V_{OL} \rightarrow V_{SS}$, $V_{OH} \rightarrow V_{DDP}$). However, only the levels for nominal output currents are guaranteed.
- 6) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 7) An additional error current (I_{INJ}) will flow if an overload current flows through an adjacent pin. Please refer to the definition of the overload coupling factor K_{OV} .
- 8) The driver of P3.15 is designed for faster switching, because this pin can deliver the reference clock for the bus interface (CLKOUT). The maximum leakage current for P3.15 is, therefore, increased to 1 μ A.
- 9) This specification is valid during Reset for configuration on RD, WR, EA, PORTO
- 10) The maximum current may be drawn while the respective signal line remains inactive.
- 11) The minimum current must be drawn to drive the respective signal line active.
- 12) This specification is valid during Reset for configuration on ALE.
- 13) This specification is valid during Reset for pins P4.3-0, which can act as \overline{CS} outputs, and for P3.12.
- 14) Not subject to production test verified by design/characterization.

Port Output Driver Mode	Maximum Output Current $(I_{OLmax}, -I_{OHmax})^{1}$	Nominal Output Current (<i>I</i> _{OLnom} , - <i>I</i> _{OHnom})
Strong driver	10 mA	2.5 mA
Medium driver	4.0 mA	1.0 mA
Weak driver	0.5 mA	0.1 mA

Table 12 Current Limits for Port Output Drivers





Figure 12 Sleep and Power Down Supply Current due to RTC and Oscillator Running, as a Function of Oscillator Frequency



Figure 13 Sleep and Power Down Leakage Supply Current as a Function of Temperature



4.3.5 External Bus Timing

Table 18CLKOUT Reference Signal

Parameter	Symbol		Limit Values		Unit
			Min.	Max.	
CLKOUT cycle time	<i>tc</i> ₅	CC	40/30/25 ¹⁾		ns
CLKOUT high time	tc_6	CC	8	_	ns
CLKOUT low time	<i>tc</i> ₇	CC	6	_	ns
CLKOUT rise time	tc ₈	CC	_	4	ns
CLKOUT fall time	tc ₉	CC	_	4	ns

1) The CLKOUT cycle time is influenced by the PLL jitter (given values apply to f_{CPU} = 25/33/40 MHz). For longer periods the relative deviation decreases (see PLL deviation formula).



Figure 19 CLKOUT Signal Timing





Figure 20 Multiplexed Bus Cycle





Figure 21 Demultiplexed Bus Cycle



Package and Reliability



Figure 23 P-TQFP-100-16 (Plastic Thin Quad Flat Package)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products. Dimensions in mm