



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, IR, LCD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 28x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l162m8t6tr

Table 48.	Comparator 2 characteristics	105
Table 49.	DAC characteristics	
Table 50.	DAC accuracy	107
Table 51.	DAC output on PB4-PB5-PB6	107
Table 52.	ADC1 characteristics	108
Table 53.	ADC1 accuracy with VDDA = 3.3 V to 2.5 V	110
Table 54.	ADC1 accuracy with VDDA = 2.4 V to 3.6 V	
Table 55.	ADC1 accuracy with VDDA = VREF+ = 1.8 V to 2.4 V	110
Table 56.	EMS data	113
Table 57.	EMI data	114
Table 58.	ESD absolute maximum ratings	114
Table 59.	Electrical sensitivities	
Table 60.	Thermal characteristics	115
Table 61.	LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package mechanical	
	data	117
Table 62.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data	
Table 63.	Ordering information scheme	
Table 64	Document revision history	123



List of figures

Figure 1.	High-density STM8L162x8 device block diagram	12
Figure 2.	Clock tree diagram	17
Figure 3.	STM8L162M8 80-pin package pinout	25
Figure 4.	STM8L162R8 64-pin pinout	25
Figure 5.	Memory map	34
Figure 6.	Pin loading conditions	61
Figure 7.	Pin input voltage	
Figure 8.	Power supply thresholds	
Figure 9.	Typical I _{DD(RUN)} from RAM vs. V _{DD} (HSI clock source), f _{CPU} =16 MHz	70
Figure 10.	Typical $I_{DD(RUN)}$ from Flash vs. V_{DD} (HSI clock source), $f_{CPU} = 16 \text{ MHz} \dots$	
Figure 11.	Typical I _{DD(Wait)} from RAM vs. V _{DD} (HSI clock source), f _{CPU} = 16 MHz	73
Figure 12.	Typical I _{DD(Wait)} from Flash (HSI clock source), f _{CPU} = 16 MHz	73
Figure 13.	Typical I _{DD(LPR)} vs. V _{DD} (LSI clock source), all peripherals OFF	
Figure 14.	Typical I _{DD(LPW)} vs. V _{DD} (LSI clock source), all peripherals OFF	
Figure 15.	Typical IDD(AH) vs. V _{DD} (LSI clock source)	80
Figure 16.	Typical IDD(Halt) vs. V _{DD} (internal reference voltage OFF)	81
Figure 17.	HSE oscillator circuit diagram	85
Figure 18.	LSE oscillator circuit diagram	86
Figure 19.	Typical HSI frequency vs. V _{DD}	87
Figure 20.	Typical LSI clock source frequency vs. VDD	
Figure 21.	Typical VIL and VIH vs. VDD (standard I/Os)	92
Figure 22.	Typical VIL and VIH vs. VDD (true open drain I/Os)	
Figure 23.	Typical pull-up resistance R _{PU} vs. V _{DD} with VIN=VSS	92
Figure 24.	Typical pull-up current I _{pu} vs. V _{DD} with VIN=VSS	93
Figure 25.	Typical VOL @ VDD = 3.0 V (high sink ports)	94
Figure 26.	Typical VOL @ VDD = 1.8 V (high sink ports)	
Figure 27.	Typical VOL @ VDD = 3.0 V (true open drain ports)	
Figure 28.	Typical VOL @ VDD = 1.8 V (true open drain ports)	
Figure 29.	Typical VDD - VOH @ VDD = 3.0 V (high sink ports)	
Figure 30.	Typical VDD - VOH @ VDD = 1.8 V (high sink ports)	95
Figure 31.	Typical NRST pull-up resistance R _{PU} vs. V _{DD}	96
Figure 32.	Typical NRST pull-up current I _{pu} vs. V _{DD}	
Figure 33.	Recommended NRST pin configuration	
Figure 34.	SPI1 timing diagram - slave mode and CPHA=0	98
Figure 35.	SPI1 timing diagram - slave mode and CPHA=1	98
Figure 36.	SPI1 timing diagram - master mode	
Figure 37.	Typical application with I2C bus and timing diagram	
Figure 38.	ADC1 accuracy characteristics	111
Figure 39.	Typical connection diagram using the ADC	111
Figure 40.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	
Figure 41.	Power supply and reference decoupling (VREF+ connected to VDDA)	
Figure 42.	LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package outline	
Figure 43.	LQFP80 14 x 14 mm low-profile quad flat package footprint	117
Figure 44.	LQFP80 marking example (package top view)	
Figure 45.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	
Figure 46.	LQFP64, 10 x 10 mm low-profile quad flat package footprint	
Figure 47.	LQFP64 marking example (package top view)	121



1 Introduction

This document describes the features, pinout, mechanical data and ordering information for STM8L162R8 and STM8L162M8 devices.

For further details on the STMicroelectronics ultra-low-power family please refer to Section 2.3: Ultra-low-power continuum on page 11.

For detailed information on device operation and registers, refer to the reference manual (RM0031).

For information on to the Flash program memory and data EEPROM, refer to the programming manual (PM0054).

For information on the debug module and SWIM (single wire interface module), refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).

For information on the STM8 core, refer to the STM8 CPU programming manual (PM0044).

2 Description

The high-density STM8L162x8 ultra-low-power devices feature an enhanced STM8 CPU core providing increased processing power (up to 16 MIPS at 16 MHz) while maintaining the advantages of a CISC architecture with improved code density, a 24-bit linear addressing space and an optimized architecture for low-power operations.

The family includes an integrated debug module with a hardware interface (SWIM) which allows non-intrusive in-application debugging and ultrafast Flash programming.

All high-density STM8L162x8 microcontrollers feature embedded data EEPROM and low-power low-voltage single-supply program Flash memory.

The devices incorporate an extensive range of enhanced I/Os and peripherals, a 12-bit ADC, two DACs, two comparators, a real-time clock, AES, 8x40 or 4x44-segment LCD, four 16-bit timers, one 8-bit timer, as well as standard communication interfaces such as two SPIs, an I²C interface, and three USARTs. The modular design of the peripheral set allows the same peripherals to be found in different ST microcontroller families including 32-bit families. This makes any transition to a different family very easy, and simplified even more by the use of a common set of development tools.



2.3 Ultra-low-power continuum

The ultra-low-power STM8L151x6/8, STM8L152x6/8 and STM8L162x8 are fully pin-to-pin, software and feature compatible. Besides the full compatibility within the family, the devices are part of STMicroelectronics microcontrollers ultra-low-power strategy which also includes STM8L101 line, STM8L151/152 lines, and STM8L162 line. The STM8L and STM32L families allow a continuum of performance, peripherals, system architecture, and features.

They are all based on STMicroelectronics 0.13 µm ultra low-leakage process.

Note: 1 The STM8L151xx and STM8L152xx are pin-to-pin compatible with STM8L101xx devices.

2 The STM32L family is pin-to-pin compatible with the general purpose STM32F family. Please refer to STM32L15xx documentation for more information on these devices.

Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM® Cortex®-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-low-power performance to range from 5 up to 33.3 DMIPs.

Shared peripherals

STM8L162x8 and STM32L15xxx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC1, DAC1/DAC2, and comparators COMP1/COMP2
- Digital peripherals: RTC and some communication interfaces

Common system strategy

To offer flexibility and optimize performance, the STM8L162x8 and STM32L1xxxx devices use a common architecture:

- Same power supply range from 1.65 to 3.6 V. For STM8L101xx and medium-density STM8L15xxx, the power supply must be above 1.8 V at power-on, and go below 1.65 V at power-down.
- Architecture optimized to reach ultra low consumption both in low-power modes and Run mode
- Fast startup strategy from low-power modes
- Flexible system clock
- Ultra safe reset: same reset strategy for both STM8L162x8 and STM32L1xxxx including power-on reset, power-down reset, brownout reset and programmable voltage detector.

Features

STMicroelectronics ultra-low-power continuum also lies in feature compatibility:

- More than 10 packages with pin counts from 20 to 100 pins and size down to 3 x 3 mm
- Memory density ranging from 4 to 128 Kbytes



3.6 LCD (Liquid crystal display)

The liquid crystal display drives up to 8 common terminals and up to 40 segment terminals to drive up to 320 pixels. It can also be configured to drive up to 4 common and 44 segments (up to 176 pixels).

- Internal step-up converter to guarantee contrast control whatever V_{DD}.
- Static 1/2, 1/3, 1/4, 1/8 duty supported.
- Static 1/2, 1/3, 1/4 bias supported.
- Phase inversion to reduce power consumption and EMI.
- Up to 8 pixels which can programmed to blink.
- The LCD controller can operate in Halt mode.

Note: Unnecessary segments and common pins can be used as general I/O pins.

3.7 Memories

The high-density STM8L162x8 devices have the following main features:

- 4 Kbytes of RAM
- The non-volatile memory is divided into three arrays:
 - 64 Kbytes of medium-density embedded Flash program memory
 - 2 Kbytes of Data EEPROM
 - Option bytes.

The EEPROM embeds the error correction code (ECC) feature. It supports the read-while-write (RWW): it is possible to execute the code from the program matrix while programming/erasing the data matrix.

The option byte protects part of the Flash program memory from write and readout piracy.

3.8 DMA

A 4-channel direct memory access controller (DMA1) offers a memory-to-memory and peripherals-from/to-memory transfer capability. The 4 channels are shared between the following IPs with DMA capability: ADC1, DAC1, DAC2, AES, I2C1, SPI1, SPI2, USART1, USART2, USART3, and the 5 Timers.

5//

3.9 Analog-to-digital converter

- 12-bit analog-to-digital converter (ADC1) with 28 channels (including 4 fast channel), temperature sensor and internal reference voltage
- Conversion time down to 1 µs with f_{SYSCLK}= 16 MHz
- Programmable resolution
- · Programmable sampling time
- Single and continuous mode of conversion
- Scan capability: automatic conversion performed on a selected group of analog inputs
- Analog watchdog: interrupt generation when the converted voltage is outside the programmed threshold
- Triggered by timer

Note: ADC1 can be served by DMA1.

3.10 Digital-to-analog converter

- 12-bit DAC with 2 buffered outputs (two digital signals can be converted into two analog voltage signal outputs)
- Synchronized update capability using timers
- DMA capability for each channel
- External triggers for conversion
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channels with independent or simultaneous conversions
- Input reference voltage V_{REF+} for better resolution

Note: DAC can be served by DMA1.

3.11 Ultra-low-power comparators

The high-density STM8L162x8 devices embed two comparators (COMP1 and COMP2) sharing the same current bias and voltage reference. The voltage reference can be internal or external (coming from an I/O).

- One comparator with fixed threshold (COMP1).
- One comparator rail to rail with fast or slow mode (COMP2). The threshold can be one
 of the following:
 - DAC output
 - External I/O
 - Internal reference voltage or internal reference voltage submultiple (1/4, 1/2, 3/4)

The two comparators can be used together to offer a window function. They can wake up from Halt mode.

Table 4. STM8L162x8 pin description (continued)

	in nber					Inpu			utpu	ıt		,		
LQFP80	LQFP64	Pin name	1ype	ləvəl O/I	floating	ndw	Ext. interrupt	High sink/source	OD	dd	Main function (after reset)	Default alternate function		
18	14	PG0/LCD SEG28/ USART3_RX/[TIM2_BKIN]	I/O	FT (3)	х	Х	Х	HS	Х	Х	Port G0	LCD segment 28/ USART3 receive / [Timer 2 - break input]		
19	15	PG1/LCD SEG29/ USART3_TX/[TIM3_BKIN]	I/O	FT (3)	х	Х	Х	HS	Х	Х	Port G1	LCD segment 29/ USART3 transmit / [Timer 3 -break input]		
20	16	PG2/LCD_SEG 30/ USART3_CK	I/O	FT (3)	X	Х	Х	HS	Х	Х	Port G2	LCD segment 30/ USART 3 synchronous clock		
21	17	PG3/LCD SEG 31/ [TIM3_ETR]	I/O	FT (3)	X	Х	Χ	HS	Х	Х	Port G3	LCD segment 31/ [Timer 3 - trigger]		
33		PH4/USART2_RX	I/O	FT (3)	X	Χ	Χ	HS	Χ	Х	Port H4	USART2 receive		
34		PH5/USART2_TX	I/O	FT (3)	X	Χ	X	HS	Χ	Х	Port H5	USART2 transmit		
35		PH6/USART2_CK/ TIM5_CH1	I/O	FT (3)	X	Χ	Χ	HS	Χ	Х	Port H6	USART2 synchronous clock/Timer 5 - channel 1		
36		PH7/TIM5_CH2	I/O	FT (3)	Х	Х	Х	HS	Х	Х	Port H7	Timer 5 - channel 2		
13	9	V _{SSA} /V _{REF} -	S									ound voltage / gative voltage reference		
37	29	V_{DD3}	S								IOs suppl	/ voltage		
38	30	V_{SS3}	Ø								IOs groun	d voltage		
5	1	PAO ⁽⁸⁾ /[<i>USART1_CK</i> ʃ ⁽²⁾ / SWIM/BEEP/IR_TIM ⁽⁹⁾	I/O		X	X	Х	HS ⁽ 9)	X	X	Port A0	[USART1 synchronous clock] ⁽²⁾ / SWIM input and output / Beep output / Infrared Timer output		
68	56	V _{SS2}									IOs groun	d voltage		
67	55	V_{DD2}									IOs supply	supply voltage		
48	-	V_{SS4}									IOs groun	d voltage		
47	-	V_{DD4}									IOs suppl	y voltage		

^{1.} At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be configured only as output open-drain or push-pull, not as a general purpose input. Refer to Section Configuring NRST/PA1 pin as general purpose output in the STM8L15xx and STM8L16xx reference manual (RM0031).



32/125 DocID17959 Rev 4

^{2. []} Alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

^{3.} In the 5 V tolerant I/Os, the protection diode to V_{DD} is not implemented.

Table 7. I/O port hardware register map (continued)

Address	Address Block		Register name	Reset status
0x00 500F		PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0xXX
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x00
0x00 5013		PD_CR2	Port D control register 2	0x00
0x00 5014		PE_ODR	Port E data output latch register	0x00
0x00 5015		PE_IDR	Port E input pin value register	0xXX
0x00 5016	Port E	PE_DDR	Port E data direction register	0x00
0x00 5017		PE_CR1	Port E control register 1	0x00
0x00 5018		PE_CR2	Port E control register 2	0x00
0x00 5019		PF_ODR	Port F data output latch register	0x00
0x00 501A		PF_IDR	Port F input pin value register	0xXX
0x00 501B	Port F	PF_DDR	Port F data direction register	0x00
0x00 501C		PF_CR1	Port F control register 1	0x00
0x00 501D		PF_CR2	Port F control register 2	0x00
0x00 501E		PG_ODR	Port F data output latch register	0x00
0x00 501F		PG_IDR	Port G input pin value register	0xXX
0x00 5020	Port G	PG_DDR	Port G data direction register	0x00
0x00 5021		PG_CR1	Port G control register 1	0x00
0x00 5022		PG_CR2	Port G control register 2	0x00
0x00 5023		PH_ODR	Port H data output latch register	0x00
0x00 5024		PH_IDR	Port H input pin value register	0xXX
0x00 5025	Port H	PH_DDR	Port H data direction register	0x00
0x00 5026		PH_CR1	Port H control register 1	0x00
0x00 5027		PH_CR2	Port H control register 2	0x00
0x00 5028		PI_ODR	Port I data output latch register	0x00
0x00 5029		PI_IDR	Port I input pin value register	0xXX
0x00 502A	Port I	PI_DDR	Port I data direction register	0x00
0x00 502B		PI_CR1	Port I control register 1	0x00
0x00 502C		PI_CR2	Port I control register 2	0x00



Table 8. General hardware register map (continued)

Address	Block	Register label Register name		Reset status
0x00 509D		SYSCFG_RMPCR3	Remapping register 3	0x00
0x00 509E	SYSCFG	SYSCFG_RMPCR1	Remapping register 1	0x00
0x00 509F		SYSCFG_RMPCR2	Remapping register 2	0x00
0x00 50A0		EXTI_CR1	External interrupt control register 1	0x00
0x00 50A1		EXTI_CR2	External interrupt control register 2	0x00
0x00 50A2	ITO EVI	EXTI_CR3	External interrupt control register 3	0x00
0x00 50A3	ITC - EXTI	EXTI_SR1	External interrupt status register 1	0x00
0x00 50A4		EXTI_SR2	External interrupt status register 2	0x00
0x00 50A5		EXTI_CONF1	External interrupt port select register 1	0x00
0x00 50A6		WFE_CR1	WFE control register 1	0x00
0x00 50A7	\A/EE	WFE_CR2	WFE control register 2	0x00
0x00 50A8	WFE	WFE_CR3	WFE control register 3	0x00
0x00 50A9		WFE_CR4	WFE control register 4	0x00
0x00 50AA	ITO EVI	EXTI_CR4	External interrupt control register 4	0x00
0x00 50AB	ITC - EXTI	EXTI_CONF2	External interrupt port select register 2	0x00
0x00 50A9				
to 0x00 50AF		ŀ	Reserved area (7 bytes)	
0x00 50B0	RST	RST_CR	Reset control register	0x00
0x00 50B1	KOI	RST_SR	Reset status register	0x01
0x00 50B2	DWD	PWR_CSR1	Power control and status register 1	0x00
0x00 50B3	PWR	PWR_CSR2	Power control and status register 2	0x00
0x00 50B4 to 0x00 50BF		R	eserved area (12 bytes)	
0x00 50C0		CLK_CKDIVR	Clock master divider register	0x03
0x00 50C1		CLK_CRTCR	Clock RTC register	0x00 ⁽¹⁾
0x00 50C2		CLK_ICKCR	Internal clock control register	0x11
0x00 50C3		CLK_PCKENR1	Peripheral clock gating register 1	0x00
0x00 50C4	01.14	CLK_PCKENR2	Peripheral clock gating register 2	0x00
0x00 50C5	CLK	CLK_CCOR	Configurable clock control register	0x00
0x00 50C6		CLK_ECKCR	External clock control register	0x00
0x00 50C7		CLK_SCSR	System clock status register	0x01
		OLIK OM/D	Cyatam alask awitch register	0x01
0x00 50C8		CLK_SWR	System clock switch register	0.001

Table 8. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5262		TIM2_CCR1L	TIM2 capture/compare register 1 low	0x00
0x00 5263		TIM2_CCR2H	TIM2 capture/compare register 2 high	0x00
0x00 5264	TIM2	TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00
0x00 5265		TIM2_BKR	TIM2 break register	0x00
0x00 5266		TIM2_OISR	0x00	
0x00 5267 to 0x00 527F		i	Reserved area (25 bytes)	
0x00 5280		TIM3_CR1	TIM3 control register 1	0x00
0x00 5281		TIM3_CR2	TIM3 control register 2	0x00
0x00 5282		TIM3_SMCR	TIM3 Slave mode control register	0x00
0x00 5283	1	TIM3_ETR	TIM3 external trigger register	0x00
0x00 5284		TIM3_DER	TIM3 DMA1 request enable register	0x00
0x00 5285		TIM3_IER	TIM3 interrupt enable register	0x00
0x00 5286		TIM3_SR1	TIM3 status register 1	0x00
0x00 5287	1	TIM3_SR2	TIM3 status register 2	0x00
0x00 5288		TIM3_EGR	TIM3 event generation register	0x00
0x00 5289	1	TIM3_CCMR1	TIM3 Capture/Compare mode register 1	0x00
0x00 528A		TIM3_CCMR2	TIM3 Capture/Compare mode register 2	0x00
0x00 528B	TIM3	TIM3_CCER1	TIM3 Capture/Compare enable register 1	0x00
0x00 528C	1	TIM3_CNTRH	TIM3 counter high	0x00
0x00 528D		TIM3_CNTRL	TIM3 counter low	0x00
0x00 528E		TIM3_PSCR	TIM3 prescaler register	0x00
0x00 528F		TIM3_ARRH	TIM3 Auto-reload register high	0xFF
0x00 5290		TIM3_ARRL	TIM3 Auto-reload register low	0xFF
0x00 5291	1	TIM3_CCR1H	TIM3 Capture/Compare register 1 high	0x00
0x00 5292		TIM3_CCR1L	TIM3 Capture/Compare register 1 low	0x00
0x00 5293		TIM3_CCR2H	TIM3 Capture/Compare register 2 high	0x00
0x00 5294		TIM3_CCR2L	TIM3 Capture/Compare register 2 low	0x00
0x00 5295		TIM3_BKR	TIM3 break register	0x00
0x00 5296		TIM3_OISR	TIM3 output idle state register	0x00
0x00 5297 to 0x00 52AF		Ī	Reserved area (25 bytes)	

7 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated memory block.

All option bytes can be modified in ICP mode (with SWIM) by accessing the EEPROM address. See *Table 11* for details on option byte addresses.

The option bytes can also be modified 'on the fly' by the application in IAP mode, except for the ROP, UBC and PCODESIZE values which can only be taken into account when they are modified in ICP mode (with the SWIM).

Refer to the STM8L15x/STM8L16x Flash programming manual (PM0054) and STM8 SWIM and debug manual (UM0470) for information on SWIM programming procedures.


Table 11. Option byte addresses

Address	Ontion nome	Option		Option bits							Factory
Address	Option name	byte No.	7	6	5	4	3	2	1	0	default setting
00 4800	Read-out protection (ROP)	OPT0		ROP[7:0]							0xAA
00 4802	UBC (User Boot code size)	OPT1		UBC[7:0]						0x00	
00 4807	PCODESIZE	OPT2		PCODE[7:0]						0x00	
00 4808	Independent watchdog option	OPT3 [3:0]	Reserved			WWDG _HALT	WWDG _HW	IWDG _HALT	IWDG _HW	0x00	
00 4809	Number of stabilization clock cycles for HSE and LSE oscillators	OPT4	Reserved			LSECNT[1:0] HSECNT[1:0			NT[1:0]	0x00	
00 480A	Brownout reset (BOR)	OPT5 [3:0]	Reserved BOR_TH BOR_ON				0x00				
00 480B	Bootloader	OPTBL					0x00				
00 480C	option bytes (OPTBL)	[15:0]				OI	PTBL[15:0	וַע			0x00

9.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 7.

Figure 7. Pin input voltage



9.2 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 14. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V _{DD} - V _{SS}	External supply voltage (including V _{DDA}) ⁽¹⁾	- 0.3	4.0	
	Input voltage on true open-drain pins (PC0 and PC1)	V _{ss} - 0.3	V _{DD} + 4.0	
V _{IN} ⁽²⁾	Input voltage on five-volt tolerant (FT) pins	V _{ss} - 0.3	V _{DD} + 4.0	V
	Input voltage on any other pin	V _{ss} - 0.3	4.0	
V _{ESD}	Electrostatic discharge voltage	ratings (electri	te maximum ical sensitivity) ge 114	

^{1.} All power (V_{DD1} , V_{DD2} , V_{DD3} , V_{DD4} , V_{DD4}) and ground (V_{SS1} , V_{SS2} , V_{SS3} , V_{SS4} , V_{SS4}) pins must always be connected to the external power supply.

57

^{2.} V_{IN} maximum must always be respected. Refer to *Table 15*. for maximum allowed injected current values.

9.3 Operating conditions

Subject to general operating conditions for V_{DD} and T_{A} .

9.3.1 General operating conditions

Table 17. General operating conditions

Symbol	Parameter	Conditions		Min.	Max.	Unit
fsysclk ⁽¹⁾	System clock frequency	$1.65 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$		0	16	MHz
V _{DD}	Standard operating voltage	BOR detector d (D suffix version	1.65	3.6	V	
	voltage	BOR detector e	nabled	1.8 ⁽²⁾		
V_{DDA}	Analog operating	ADC and DAC not used	Must be at the same	1.65	3.6	V
V DDA	voltage	ADC or DAC used	potential as V _{DD}	1.8	3.6	V
	Power dissipation at	LQFP80		-	288	
	T _A = 85 °C for suffix 6 devices	I	_QFP64	-	288	
P _D ⁽³⁾	Power dissipation at T _A = 125 °C for suffix 3 devices and at T _A = 105 °C for suffix 7 devices	l	_QFP80	-	131	mW
		LQFP64		-	104	
		1.65 V ≤ V _{DD} <	-40	85		
T_A	Temperature range	1.65 V ≤ V _{DD} <	-40	105		
		1.65 V ≤ V _{DD} <	-40	125		
			$C \le T_A < 85 ^{\circ}C$ Iffix version)	-40	105	°C
T_J	Junction temperature range		≤ T _A < 105 °C uffix version)	-40	110 ⁽⁴⁾	
			≤ T _A < 125 °C uffix version)	-40	130 ⁽⁴⁾	

^{1.} $f_{SYSCLK} = f_{CPU}$

47/

^{2. 1.8} V at power-up, 1.65 V at power-down if BOR is disabled by option byte

^{3.} To calculate $P_{Dmax}(T_A)$, use the formula $P_{Dmax}=(T_{Jmax}-T_A)/\Theta_{JA}$ with T_{Jmax} in this table and Θ_{JA} in "Thermal characteristics" table.

^{4.} T_{Jmax} is given by the test limit. Above this value the product behavior is not guaranteed.

In the following table, data are based on characterization results, unless otherwise specified.

Table 25. Total current consumption and timing in Halt mode at V_{DD} = 1.65 to 3.6 V

Symbol	Parameter	Condition ⁽¹⁾	Тур.	Max.	Unit
		T _A = -40 °C to 25 °C	400	1600 ⁽²⁾	
	Cumply ourrent in Halt made	T _A = 55 °C	810	2400	
I _{DD(Halt)}	Supply current in Halt mode (Ultra-low-power ULP bit =1 in	T _A = 85 °C	1600	4500 ⁽²⁾	nA
	the PWR_CSR2 register)	T _A = 105 °C	2900	7700 ⁽²⁾	
		T _A = 125 °C	5.6	18 ⁽²⁾	μΑ
I _{DD(WUHalt)}	Supply current during wakeup time from Halt mode (using HSI)		2.4		mA
t _{WU_HSI(Halt)} (3)(4)	Wakeup time from Halt to Run mode (using HSI)		4.7	7	μs
t _{WU_LSI(Halt)} (3)(4)	Wakeup time from Halt mode to Run mode (using LSI)		150		μs

- 1. $T_A = -40$ to 125 °C, no floating I/O, unless otherwise specified
- 2. Tested in production
- 3. ULP=0 or ULP=1 and FWU=1 in the PWR_CSR2 register
- Wakeup time until start of interrupt vector fetch. The first word of interrupt routine is fetched 4 CPU cycles after t_{WU}

Figure 16. Typical I_{DD(Halt)} vs. V_{DD} (internal reference voltage OFF) 0.02 25°C 0.018 85°C 0.016 105°C 125°C 0.014 -40°C IDD Haltbgoff (mA) 0.012 0.01 0.008 0.006 0.004 0.002 0 1.8 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6 VDD (V) MS19119V1

LSE external clock (LSEBYP=1 in CLK_ECKCR)

Subject to general operating conditions for V_{DD} and T_A.

Table 29. LSE external clock characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit
f _{LSE_ext} ⁽¹⁾	External clock source frequency		32.768		kHz
V _{LSEH} ⁽²⁾	OSC32_IN input pin high level voltage	0.7 x V _{DD}		V _{DD}	V
V _{LSEL} ⁽²⁾	OSC32_IN input pin low level voltage	V _{SS}		0.3 x V _{DD}	V
C _{in(LSE)} ⁽¹⁾	OSC32_IN input capacitance		0.6		pF
I _{LEAK_LSE}	OSC32_IN input leakage current			±1	μΑ

^{1.} Guaranteed by design, not tested in production.

HSE crystal/ceramic resonator oscillator

The HSE clock can be supplied with a 1 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Table 30. HSE oscillator characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
f _{HSE}	High speed external oscillator frequency		1		16	MHz	
R _F	Feedback resistor			200		kΩ	
C ⁽¹⁾⁽²⁾	Recommended load capacitance			20		pF	
I _{DD(HSE)}	HSE oscillator power consumption	C = 20 pF, $f_{OSC} = 16 \text{ MHz}$			2.5 (startup) 0.7 (stabilized) ⁽³⁾	- mA	
		C = 10 pF, $f_{OSC} = 16 \text{ MHz}$			2.5 (startup) 0.46 (stabilized) ⁽³⁾		
g _m	Oscillator transconductance		3.5 ⁽³⁾			mA/V	
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized		1		ms	

^{1.} $C=C_{L1}=C_{L2}$ is approximately equivalent to 2 x crystal C_{LOAD} .

84/125 DocID17959 Rev 4

^{2.} Data based on characterization results, not tested in production.

^{2.} The oscillator selection can be optimized in terms of supply current using a high quality resonator with small R_m value. Refer to crystal manufacturer for more details

^{3.} Guaranteed by design. Not tested in production.

^{4.} t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 16 MHz oscillation. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Flash memory

Table 35. Flash program and data EEPROM memory

Symbol	Parameter	Conditions	Min.	Тур.	Max. (1)	Unit	
V _{DD}	Operating voltage (all modes, read/write/erase)	f _{SYSCLK} = 16 MHz	1.65		3.6	V	
t _{prog}	Programming time for 1 or 128 bytes (block) erase/write cycles (on programmed byte)	-	-	6	-	- ms	
	Programming time for 1 to 128 bytes (block) write cycles (on erased byte)	-	-	3	-		
	Programming/ erasing consumption	T _A =+25 °C, V _{DD} = 3.0 V	-	0.7	-	mA	
I _{prog}		T _A =+25 °C, V _{DD} = 1.8 V	-	0.7	-		
t _{RET} ⁽²⁾	Data retention (program memory) after 10000 erase/write cycles at T_A =-40 τ o +85 °C (6 suffix)	T _{RET} =+85 °C	30 ⁽¹⁾	-	-		
	Data retention (program memory) after 10000 erase/write cycles at T_A =-40 τ o +125 °C (3 suffix)	T _{RET} =+125 °C	5 ⁽¹⁾	-	-		
	Data retention (data memory) after 300000 erase/write cycles at T _A =-40 το +85 °C (6 suffix)	T _{RET} =+85 °C	30 ⁽¹⁾	-	-	years	
	Data retention (data memory) after 300000 erase/write cycles at T _A =-40 το +125 °C (3 suffix)	T _{RET} =+125 °C	5 ⁽¹⁾	-	-		
N _{RW} ⁽³⁾	Erase/write cycles (program memory)	T _A =-40 το +85 °C	10 ⁽¹⁾	-	-	kcycles	
	Erase/write cycles (data memory)	(6 suffix), $T_A = -40 \text{ to } +105 \text{ °C}$ (7 suffix) or $T_A = -40 \text{ to } +125 \text{ °C}$ (3 suffix)	300 ⁽¹⁾	-	-		

^{1.} Data based on characterization results, not tested in production.

^{2.} Conforming to JEDEC JESD22a117

^{3.} The physical granularity of the memory is 4 bytes, so cycling is performed on 4 bytes even when a write/erase operation addresses a single byte.

^{4.} Data based on characterization performed on the whole data memory.

9.3.6 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error, out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation, LCD levels, etc.).

The test results are given in the following table.

Functional susceptibility Symbol Description Unit **Negative Positive** injection injection Injected current on true open-drain pins -5 +0 Injected current on all 5 V tolerant (FT) pins -5 +0 mΑ I_{INJ} Injected current on any other pin -5 +5

Table 36. I/O current injection susceptibility

9.3.7 I/O port pin characteristics

General characteristics

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified. All unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor.

90/125 DocID17959 Rev 4




Figure 36. SPI1 timing diagram - master mode

1. Measurement points are done at CMOS levels: $0.3V_{\rm DD}$ and $0.7V_{\rm DD}$.



Table 48. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DDA}	Analog supply voltage	-	1.65		3.6	V
V _{IN}	Comparator 2 input voltage range	-	0		V _{DDA}	V
t	Comparator startup time	Fast mode	•	15	20	
t _{START}		Slow mode	ı	20	25	
4	Propagation delay ⁽²⁾ in slow mode	$\begin{array}{c} 1.65 \text{ V} \leq \text{ V}_{DDA} \leq \\ 2.7 \text{ V} \end{array}$	-	1.8	3.5	
^t d slow		2.7 V ≤ V _{DDA} ≤ 3.6 V	-	2.5	6	μs
^t d fast	Propagation delay ⁽²⁾ in fast mode	1.65 V ≤ V _{DDA} ≤ 2.7 V	-	0.8	2	
		2.7 V ≤ V _{DDA} ≤ 3.6 V	-	1.2	4	
V _{offset}	Comparator offset error	-	-	±4	±20	mV
d _{Threshold} /dt	Threshold voltage temperature coefficient	$\begin{split} &V_{DDA} = 3.3V \\ &T_{A} = 0 \text{ to } 50 \text{ °C} \\ &V - = V_{REF+}, 3/4 \\ &V_{REF+}, \\ &1/2 V_{REF+}, 1/4 V_{REF+}. \end{split}$	-	15	30	ppm /°C
1	Current consumption ⁽³⁾	Fast mode	-	3.5	5	
I _{COMP2}		Slow mode	-	0.5	2	μA

^{1.} Based on characterization, not tested in production.

The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

12 Revision history

Table 64. Document revision history

Date	Revision	Changes
14-Sep-2010	1	Initial release.
		Table 4: STM8L162x8 pin description: updated "standard port" changed to "high sink port". Figure 5: Memory map: updated the address range of the AES registers.
		Table 8: General hardware register map: updated the address range of the AES registers.
22-Mar-2011	2	Table 14: Voltage characteristics: updated
		Table 15: Current characteristics: updated
		<i>Table 34: RAM and hardware registers</i> : updated VRM data min. retention.
		Added Table 9.3.6: I/O current injection characteristics. Table 37: I/O static characteristics: updated
		Table 44: LCD characteristics: updated