



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	77
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 7x10b, 5x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5606bk0mll6

Figure 4 shows the MPC5606BK in the 100 LQFP package.




Figure 4. 100 LQFP pinout

Table 2. Functional port pins (continued)

Port pin	PCR register	Alternate function ¹	Function	Peripheral	I/O direction	Pad type ²	RESET config. ³	Pin number		
								100 LQFP	144 LQFP	176 LQFP
PA[7]	PCR[7]	AF0 AF1 AF2 AF3 — —	GPIO[7] E0UC[7] LIN3TX — EIRQ[2] ADC1_S[1]	SIUL eMIOS_0 LINFlex_3 — SIUL ADC_1	I/O I/O O — I I	J	Tristate	71	104	128
PA[8]	PCR[8]	AF0 AF1 AF2 AF3 — — N/A ⁶ —	GPIO[8] E0UC[8] E0UC[14] — EIRQ[3] ABS[0] LIN3RX	SIUL eMIOS_0 eMIOS_0 — SIUL BAM LINFlex_3	I/O I/O I/O — I I I	S	Input, weak pull-up	72	105	129
PA[9]	PCR[9]	AF0 AF1 AF2 AF3 N/A ⁶	GPIO[9] E0UC[9] — CS2_1 FAB	SIUL eMIOS_0 — DSPI_1 BAM	I/O I/O — O I	S	Pull-down	73	106	130
PA[10]	PCR[10]	AF0 AF1 AF2 AF3 —	GPIO[10] E0UC[10] SDA LIN2TX ADC1_S[2]	SIUL eMIOS_0 I ² C_0 LINFlex_2 ADC_1	I/O I/O I/O O I	J	Tristate	74	107	131
PA[11]	PCR[11]	AF0 AF1 AF2 AF3 — — —	GPIO[11] E0UC[11] SCL — EIRQ[16] LIN2RX ADC1_S[3]	SIUL eMIOS_0 I ² C_0 — SIUL LINFlex_2 ADC_1	I/O I/O I/O — I I I	J	Tristate	75	108	132
PA[12]	PCR[12]	AF0 AF1 AF2 AF3 — —	GPIO[12] — E0UC[28] CS3_1 EIRQ[17] SIN_0	SIUL — eMIOS_0 DSPI_1 SIUL DSPI_0	I/O — I/O O I I	S	Tristate	31	45	53
PA[13]	PCR[13]	AF0 AF1 AF2 AF3	GPIO[13] SOUT_0 E0UC[29] —	SIUL DSPI_0 eMIOS_0 —	I/O O I/O —	M	Tristate	30	44	52
PA[14]	PCR[14]	AF0 AF1 AF2 AF3 —	GPIO[14] SCK_0 CS0_0 E0UC[0] EIRQ[4]	SIUL DSPI_0 DSPI_0 eMIOS_0 SIUL	I/O I/O I/O I/O I	M	Tristate	28	42	50

Table 2. Functional port pins (continued)

Port pin	PCR register	Alternate function ¹	Function	Peripheral	I/O direction	Pad type ²	RESET config. ³	Pin number		
								100 LQFP	144 LQFP	176 LQFP
PC[5]	PCR[37]	AF0	GPIO[37]	SIUL	I/O	M	Tristate	91	130	158
		AF1	SOUT_1	DSPI_1	O					
		AF2	CAN3TX	FlexCAN_3	O					
		AF3	DEBUG[3]	SSCM	O					
		—	EIRQ[7]	SIUL	I					
PC[6]	PCR[38]	AF0	GPIO[38]	SIUL	I/O	S	Tristate	25	36	44
		AF1	LIN1TX	LINFlex_1	O					
		AF2	E1UC[28]	eMIOS_1	I/O					
		AF3	DEBUG[4]	SSCM	O					
PC[7]	PCR[39]	AF0	GPIO[39]	SIUL	I/O	S	Tristate	26	37	45
		AF1	—	—	—					
		AF2	E1UC[29]	eMIOS_1	I/O					
		AF3	DEBUG[5]	SSCM	O					
		—	LIN1RX	LINFlex_1	I					
		—	WKUP[12] ⁴	WKUP	I					
PC[8]	PCR[40]	AF0	GPIO[40]	SIUL	I/O	S	Tristate	99	143	175
		AF1	LIN2TX	LINFlex_2	O					
		AF2	E0UC[3]	eMIOS_0	I/O					
		AF3	DEBUG[6]	SSCM	O					
PC[9]	PCR[41]	AF0	GPIO[41]	SIUL	I/O	S	Tristate	2	2	2
		AF1	—	—	—					
		AF2	E0UC[7]	eMIOS_0	I/O					
		AF3	DEBUG[7]	SSCM	O					
		—	WKUP[13] ⁴	WKUP	I					
		—	LIN2RX	LINFlex_2	I					
PC[10]	PCR[42]	AF0	GPIO[42]	SIUL	I/O	M	Tristate	22	28	36
		AF1	CAN1TX	FlexCAN_1	O					
		AF2	CAN4TX	FlexCAN_4	O					
		AF3	MA[1]	ADC_0	O					
PC[11]	PCR[43]	AF0	GPIO[43]	SIUL	I/O	S	Tristate	21	27	35
		AF1	—	—	—					
		AF2	—	—	—					
		AF3	MA[2]	ADC_0	O					
		—	WKUP[5] ⁴	WKUP	I					
		—	CAN1RX	FlexCAN_1	I					
PC[12]	PCR[44]	AF0	GPIO[44]	SIUL	I/O	M	Tristate	97	141	173
		AF1	E0UC[12]	eMIOS_0	I/O					
		AF2	—	—	—					
		AF3	—	—	—					
		—	EIRQ[19]	SIUL	I					
		—	SIN_2	DSPI_2	I					
PC[13]	PCR[45]	AF0	GPIO[45]	SIUL	I/O	S	Tristate	98	142	174
		AF1	E0UC[13]	eMIOS_0	I/O					
		AF2	SOUT_2	DSPI_2	O					
		AF3	—	—	—					

Table 2. Functional port pins (continued)

Port pin	PCR register	Alternate function ¹	Function	Peripheral	I/O direction	Pad type ²	RESET config. ³	Pin number		
								100 LQFP	144 LQFP	176 LQFP
PD[5]	PCR[53]	AF0	GPIO[53]	SIUL	I	I	Tristate	46	68	82
		AF1	—	—	—	—	—	—	—	—
		AF2	—	—	—	—	—	—	—	—
		AF3	—	—	—	—	—	—	—	—
		—	ADC0_P[9]	ADC_0	I	—	—	—	—	—
		—	ADC1_P[9]	ADC_1	I	—	—	—	—	—
PD[6]	PCR[54]	AF0	GPIO[54]	SIUL	I	I	Tristate	47	69	83
		AF1	—	—	—	—	—	—	—	—
		AF2	—	—	—	—	—	—	—	—
		AF3	—	—	—	—	—	—	—	—
		—	ADC0_P[10]	ADC_0	I	—	—	—	—	—
		—	ADC1_P[10]	ADC_1	I	—	—	—	—	—
PD[7]	PCR[55]	AF0	GPIO[55]	SIUL	I	I	Tristate	48	70	84
		AF1	—	—	—	—	—	—	—	—
		AF2	—	—	—	—	—	—	—	—
		AF3	—	—	—	—	—	—	—	—
		—	ADC0_P[11]	ADC_0	I	—	—	—	—	—
		—	ADC1_P[11]	ADC_1	I	—	—	—	—	—
PD[8]	PCR[56]	AF0	GPIO[56]	SIUL	I	I	Tristate	49	71	87
		AF1	—	—	—	—	—	—	—	—
		AF2	—	—	—	—	—	—	—	—
		AF3	—	—	—	—	—	—	—	—
		—	ADC0_P[12]	ADC_0	I	—	—	—	—	—
		—	ADC1_P[12]	ADC_1	I	—	—	—	—	—
PD[9]	PCR[57]	AF0	GPIO[57]	SIUL	I	I	Tristate	56	78	94
		AF1	—	—	—	—	—	—	—	—
		AF2	—	—	—	—	—	—	—	—
		AF3	—	—	—	—	—	—	—	—
		—	ADC0_P[13]	ADC_0	I	—	—	—	—	—
		—	ADC1_P[13]	ADC_1	I	—	—	—	—	—
PD[10]	PCR[58]	AF0	GPIO[58]	SIUL	I	I	Tristate	57	79	95
		AF1	—	—	—	—	—	—	—	—
		AF2	—	—	—	—	—	—	—	—
		AF3	—	—	—	—	—	—	—	—
		—	ADC0_P[14]	ADC_0	I	—	—	—	—	—
		—	ADC1_P[14]	ADC_1	I	—	—	—	—	—
PD[11]	PCR[59]	AF0	GPIO[59]	SIUL	I	I	Tristate	58	80	96
		AF1	—	—	—	—	—	—	—	—
		AF2	—	—	—	—	—	—	—	—
		AF3	—	—	—	—	—	—	—	—
		—	ADC0_P[15]	ADC_0	I	—	—	—	—	—
		—	ADC1_P[15]	ADC_1	I	—	—	—	—	—
PD[12]	PCR[60]	AF0	GPIO[60]	SIUL	I/O	J	Tristate	—	—	100
		AF1	CS5_0	DSPI_0	O	—	—	—	—	—
		AF2	E0UC[24]	eMIOS_0	I/O	—	—	—	—	—
		AF3	—	—	—	—	—	—	—	—
		—	ADC0_S[4]	ADC_0	I	—	—	—	—	—
		—	—	—	—	—	—	—	—	—

Table 2. Functional port pins (continued)

Port pin	PCR register	Alternate function ¹	Function	Peripheral	I/O direction	Pad type ²	RESET config. ³	Pin number		
								100 LQFP	144 LQFP	176 LQFP
PE[6]	PCR[70]	AF0 AF1 AF2 AF3 —	GPIO[70] E0UC[22] CS3_0 MA[1] EIRQ[22]	SIUL eMIOS_0 DSPI_0 ADC_0 SIUL	I/O I/O O O I	M	Tristate	95	139	167
PE[7]	PCR[71]	AF0 AF1 AF2 AF3 —	GPIO[71] E0UC[23] CS2_0 MA[0] EIRQ[23]	SIUL eMIOS_0 DSPI_0 ADC_0 SIUL	I/O I/O O O I	M	Tristate	96	140	168
PE[8]	PCR[72]	AF0 AF1 AF2 AF3	GPIO[72] CAN2TX E0UC[22] CAN3TX	SIUL FlexCAN_2 eMIOS_0 FlexCAN_3	I/O O I/O O	M	Tristate	9	13	21
PE[9]	PCR[73]	AF0 AF1 AF2 AF3 — — —	GPIO[73] — E0UC[23] — WKUP[7] ⁴ CAN2RX CAN3RX	SIUL — eMIOS_0 — WKUP FlexCAN_2 FlexCAN_3	I/O — I/O — I I I	S	Tristate	10	14	22
PE[10]	PCR[74]	AF0 AF1 AF2 AF3 —	GPIO[74] LIN3TX CS3_1 E1UC[30] EIRQ[10]	SIUL LINFlex_3 DSPI_1 eMIOS_1 SIUL	I/O O O I/O I	S	Tristate	11	15	23
PE[11]	PCR[75]	AF0 AF1 AF2 AF3 — —	GPIO[75] E0UC[24] CS4_1 — LIN3RX WKUP[14] ⁴	SIUL eMIOS_0 DSPI_1 — LINFlex_3 WKUP	I/O I/O O — I I	S	Tristate	13	17	25
PE[12]	PCR[76]	AF0 AF1 AF2 AF3 — — —	GPIO[76] — E1UC[19] ¹⁰ — EIRQ[11] SIN_2 ADC1_S[7]	SIUL — eMIOS_1 — SIUL DSPI_2 ADC_1	I/O — I/O — I I I	J	Tristate	76	109	133
PE[13]	PCR[77]	AF0 AF1 AF2 AF3	GPIO[77] SOUT_2 E1UC[20] —	SIUL DSPI_2 eMIOS_1 —	I/O O I/O —	S	Tristate	—	103	127

3.2.3 NVUSRO[WATCHDOG_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG_EN bit value. Table 7 shows how NVUSRO[WATCHDOG_EN] controls the device configuration.

Table 7. WATCHDOG_EN field description¹

Value ²	Description
0	Disable after reset
1	Enable after reset

¹ See the MPC5606BK Microcontroller Reference Manual for more information on the NVUSRO register.

² The default manufacturing value is '1'. This value can be programmed by the customer in Shadow Flash.

3.3 Absolute maximum ratings

Table 8. Absolute maximum ratings

Symbol		Parameter	Conditions	Value		Unit
				Min	Max	
V _{SS}	SR	Digital ground on VSS_HV pins	—	0	0	V
V _{DD}	SR	Voltage on VDD_HV pins with respect to ground (V _{SS})	—	−0.3	6.0	V
V _{SS_LV}	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})	—	V _{SS} − 0.1	V _{SS} + 0.1	V
V _{DD_BV}	SR	Voltage on VDD_BV pin (regulator supply) with respect to ground (V _{SS})	—	−0.3	6.0	V
			Relative to V _{DD}	−0.3	V _{DD} + 0.3	
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V _{SS})	—	V _{SS} − 0.1	V _{SS} + 0.1	V
V _{DD_ADC}	SR	Voltage on VDD_HV_ADC0, VDD_HV_ADC1 (ADC reference) with respect to ground (V _{SS})	—	−0.3	6.0	V
			Relative to V _{DD}	V _{DD} − 0.3	V _{DD} + 0.3	
V _{IN}	SR	Voltage on any GPIO pin with respect to ground (V _{SS})	—	−0.3	6.0	V
			Relative to V _{DD}	—	V _{DD} + 0.3	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	—	−10	10	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	—	−50	50	
I _{AVGSEG}	SR	Sum of all the static I/O current within a supply segment	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	70	mA
			V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	64	
T _{STORAGE}	SR	Storage temperature	—	−55	150	°C

NOTE

Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$), the voltage on pins with respect to ground (V_{SS}) must not exceed the recommended values.

3.4 Recommended operating conditions

Table 9. Recommended operating conditions (3.3 V)

Symbol		Parameter	Conditions	Value		Unit
				Min	Max	
V_{SS}	SR	Digital ground on VSS_HV pins	—	0	0	V
V_{DD}^1	SR	Voltage on VDD_HV pins with respect to ground (V_{SS})	—	3.0	3.6	V
$V_{SS_LV}^2$	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V_{SS})	—	$V_{SS} - 0.1$	$V_{SS} + 0.1$	V
$V_{DD_BV}^3$	SR	Voltage on VDD_BV pin (regulator supply) with respect to ground (V_{SS})	—	3.0	3.6	V
			Relative to V_{DD}	$V_{DD} - 0.1$	$V_{DD} + 0.1$	
V_{SS_ADC}	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V_{SS})	—	$V_{SS} - 0.1$	$V_{SS} + 0.1$	V
$V_{DD_ADC}^4$	SR	Voltage on VDD_HV_ADC0, VDD_HV_ADC1 (ADC reference) with respect to ground (V_{SS})	—	3.0^5	3.6	V
			Relative to V_{DD}	$V_{DD} - 0.1$	$V_{DD} + 0.1$	
V_{IN}	SR	Voltage on any GPIO pin with respect to ground (V_{SS})	—	$V_{SS} - 0.1$	—	V
			Relative to V_{DD}	—	$V_{DD} + 0.1$	
I_{INJPAD}	SR	Injected input current on any pin during overload condition	—	-5	5	mA
I_{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	—	-50	50	
TV_{DD}	SR	V_{DD} slope to ensure correct power up ⁶	—	3.0^7	0.25 V/ μ s	V/s

Table 14. SLOW configuration output buffer electrical characteristics

Symbol	C	Parameter	Conditions ¹	Value			Unit
				Min	Typ	Max	
V _{OH}	CC	P	Push Pull	I _{OH} = -2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	0.8V _{DD}	—	—
				I _{OH} = -2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	0.8V _{DD}	—	—
				I _{OH} = -1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	V _{DD} - 0.8	—	—
V _{OL}	CC	P	Push Pull	I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	—	0.1V _{DD}
				I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	—	—	0.1V _{DD}
				I _{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	—	0.5

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

Table 15. MEDIUM configuration output buffer electrical characteristics

Symbol	C	Parameter	Conditions ¹	Value			Unit
				Min	Typ	Max	
V _{OH}	CC	C	Push Pull	I _{OH} = -3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}	—	—
				I _{OH} = -2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	0.8V _{DD}	—	—
				I _{OH} = -1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	0.8V _{DD}	—	—
				I _{OH} = -1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	V _{DD} - 0.8	—	—
				I _{OH} = -100 µA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}	—	—

Table 15. MEDIUM configuration output buffer electrical characteristics (continued)

Symbol	C	Parameter	Conditions ¹	Value			Unit
				Min	Typ	Max	
V _{OL}	CC	C Output low level MEDIUM configuration	Push Pull	I _{OL} = 3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	0.2V _{DD}
				I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	—	0.1V _{DD}
				I _{OL} = 1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	—	—	0.1V _{DD}
				I _{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	—	0.5
				I _{OL} = 100 µA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	0.1V _{DD}

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

Table 16. FAST configuration output buffer electrical characteristics

Symbol	C	Parameter	Conditions ¹	Value			Unit
				Min	Typ	Max	
V _{OH}	CC	P Output high level FAST configuration	Push Pull	I _{OH} = -14 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	0.8V _{DD}	—	V
				I _{OH} = -7 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	0.8V _{DD}	—	
				I _{OH} = -11 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	V _{DD} - 0.8	—	
V _{OL}	CC	P Output low level FAST configuration	Push Pull	I _{OL} = 14 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	—	0.1V _{DD}
				I _{OL} = 7 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	—	—	0.1V _{DD}
				I _{OL} = 11 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	—	0.5

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

- ² The configuration PAD3V5 = 1 when $V_{DD} = 5\text{ V}$ is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

3.6.4 Output pin transition times

Table 17. Output pin transition times

Symbol		C	Parameter	Conditions ¹		Value			Unit
						Min	Typ	Max	
T _{tr}	CC	D	Output transition time output pin ² SLOW configuration	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	50	ns
		T		C _L = 50 pF		—	—	100	
		D		C _L = 100 pF		—	—	125	
		D		C _L = 25 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	50	
		T		C _L = 50 pF		—	—	100	
		D		C _L = 100 pF		—	—	125	
T _{tr}	CC	D	Output transition time output pin ² MEDIUM configuration	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 SIUL.PCRx.SRC = 1	—	—	10	ns
		T		C _L = 50 pF		—	—	20	
		D		C _L = 100 pF		—	—	40	
		D		C _L = 25 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 SIUL.PCRx.SRC = 1	—	—	12	
		T		C _L = 50 pF		—	—	25	
		D		C _L = 100 pF		—	—	40	
T _{tr}	CC	D	Output transition time output pin ² FAST configuration	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	4	ns
				C _L = 50 pF		—	—	6	
				C _L = 100 pF		—	—	12	
				C _L = 25 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	4	
				C _L = 50 pF		—	—	7	
				C _L = 100 pF		—	—	12	

¹ $V_{DD} = 3.3\text{ V} \pm 10\%$ / $5.0\text{ V} \pm 10\%$, $T_A = -40$ to $125\text{ }^\circ\text{C}$, unless otherwise specified

² C_L includes device and package capacitances ($C_{PKG} < 5\text{ pF}$).

3.6.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in [Table 18](#).

[Table 19](#) provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

Table 19. I/O consumption (continued)

Symbol		C	Parameter	Conditions ¹		Value			Unit
						Min	Typ	Max	
I _{RMSFST}	CC	D	Root medium square I/O current for FAST configuration	C _L = 25 pF, 40 MHz	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	22	mA
				C _L = 25 pF, 64 MHz		—	—	33	
				C _L = 100 pF, 40 MHz		—	—	56	
				C _L = 25 pF, 40 MHz	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	14	
				C _L = 25 pF, 64 MHz		—	—	20	
				C _L = 100 pF, 40 MHz		—	—	35	
I _{AVGSEG}	SR	D	Sum of all the static I/O current within a supply segment	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		—	—	70	mA
				V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		—	—	65	

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = −40 to 125 °C, unless otherwise specified

² Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 20 provides the weight of concurrent switching I/Os.

In order to ensure device functionality, the sum of the weight of concurrent switching I/Os on a single segment should remain below the 100%.

Table 20. I/O weight¹

Supply segment			Pad	176 LQFP				144/100 LQFP			
				Weight 5 V		Weight 3.3 V		Weight 5 V		Weight 3.3 V	
176 LQFP	144 LQFP	100 LQFP		SRC ² = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
6	4	4	PB[3]	5%	—	6%	—	13%	—	15%	—
			PC[9]	4%	—	5%	—	13%	—	15%	—
			PC[14]	4%	—	4%	—	13%	—	15%	—
			PC[15]	3%	4%	4%	4%	12%	18%	15%	16%
	—	—	PJ[4]	3%	4%	3%	3%	—	—	—	—

Table 20. I/O weight¹ (continued)

Supply segment			Pad	176 LQFP				144/100 LQFP			
				Weight 5 V		Weight 3.3 V		Weight 5 V		Weight 3.3 V	
176 LQFP	144 LQFP	100 LQFP		SRC ² = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
2	1	—	PG[9]	9%	—	10%	—	9%	—	10%	—
		—	PG[8]	9%	—	11%	—	9%	—	11%	—
		1	PC[11]	9%	—	11%	—	9%	—	11%	—
			PC[10]	9%	13%	11%	12%	9%	13%	11%	12%
		—	PG[7]	9%	—	11%	—	9%	—	11%	—
		—	PG[6]	10%	14%	11%	12%	10%	14%	11%	12%
		1	PB[0]	10%	14%	12%	12%	10%	14%	12%	12%
			PB[1]	10%	—	12%	—	10%	—	12%	—
		—	PF[9]	10%	—	12%	—	10%	—	12%	—
		—	PF[8]	10%	14%	12%	13%	10%	14%	12%	13%
		—	PF[12]	10%	15%	12%	13%	10%	15%	12%	13%
		1	PC[6]	10%	—	12%	—	10%	—	12%	—
			PC[7]	10%	—	12%	—	10%	—	12%	—
		—	PF[10]	10%	14%	11%	12%	10%	14%	11%	12%
		—	PF[11]	9%	—	11%	—	9%	—	11%	—
		1	PA[15]	8%	12%	10%	10%	8%	12%	10%	10%
		—	PF[13]	8%	—	10%	—	8%	—	10%	—
		1	PA[14]	8%	11%	9%	10%	8%	11%	9%	10%
			PA[4]	7%	—	9%	—	7%	—	9%	—
			PA[13]	7%	10%	8%	9%	7%	10%	8%	9%
			PA[12]	7%	—	8%	—	7%	—	8%	—

- ¹ Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.
- ² Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.
- ³ The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
- ⁴ Actual hardware programming times. This does not include software overhead.

Table 26. Flash module life

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
P/E	CC	C	Number of program/erase cycles per block for 16 KB blocks over the operating temperature range (T _J)	—	100000	—	—	cycles
P/E	CC	C	Number of program/erase cycles per block for 32 KB blocks over the operating temperature range (T _J)	—	10000	100000	—	cycles
P/E	CC	C	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range (T _J)	—	1000	100000	—	cycles
Retention	CC	C	Minimum data retention at 85 °C average ambient temperature ¹	Blocks with 0–1,000 P/E cycles	20	—	—	years
				Blocks with 1,001–10,000 P/E cycles	10	—	—	years
				Blocks with 10,001–100,000 P/E cycles	5	—	—	years

¹ Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

Table 27. Flash read access timing

Symbol		C	Parameter	Conditions ¹	Max	Unit
f _{READ}	CC	P	Maximum frequency for Flash reading	2 wait states	64	MHz
		C		1 wait state	40	
		C		0 wait states	20	

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = –40 to 125 °C, unless otherwise specified.

3.10.2 Flash power supply DC characteristics

Table 28 shows the power supply DC characteristics on external supply.

Table 37. FMPLL electrical characteristics (continued)

Symbol		C	Parameter	Conditions ¹	Value			Unit
					Min	Typ	Max	
f _{PLLOUT}	CC	P	FMPLL output clock frequency	—	16	—	64	MHz
f _{VCO} ³	CC	P	VCO frequency without frequency modulation	—	256	—	512	MHz
		P	VCO frequency with frequency modulation	—	245.76	—	532.48	
f _{CPU}	SR	—	System clock frequency	—	—	—	64 ⁴	MHz
f _{FREE}	CC	P	Free-running frequency	—	20	—	150	MHz
t _{LOCK}	CC	P	FMPLL lock time	Stable oscillator (f _{PLLIN} = 16 MHz)		40	100	μs
Δt _{STJIT}	CC	—	FMPLL short term jitter ⁵	f _{sys} maximum	−4	—	4	%
Δt _{LTJIT}	CC	—	FMPLL long term jitter	f _{PLLCLK} at 64 MHz, 4000 cycles	—	—	10	ns
I _{PLL}	CC	C	FMPLL consumption	T _A = 25 °C	—	—	4	mA

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = –40 to 125 °C, unless otherwise specified

² PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f_{PLLIN} and Δ_{PLLIN}.

³ Frequency modulation is considered ± 4%.

⁴ f_{CPU} 64 MHz can be achieved only at up to 105 °C.

⁵ Short term jitter is measured on the clock rising edge at cycle *n* and *n* + 4.

3.15 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz main internal RC oscillator. This is used as the default clock at the power-up of the device.

Table 38. Fast internal RC oscillator (16 MHz) electrical characteristics

Symbol		C	Parameter	Conditions ¹		Value			Unit
						Min	Typ	Max	
f _{FIRC}	CC	P	Fast internal RC oscillator high frequency	T _A = 25 °C, trimmed		—	16	—	MHz
	SR	—		—		12		20	
I _{FIRCRUN} ²	CC	T	Fast internal RC oscillator high frequency current in running mode	T _A = 25 °C, trimmed		—	—	200	μA
I _{FIRCPWD}	CC	D	Fast internal RC oscillator high frequency current in power down mode	T _A = 25 °C		—	—	10	μA
I _{FIRCSTOP}	CC	T	Fast internal RC oscillator high frequency and system clock current in stop mode	T _A = 25 °C	sysclk = off	—	500	—	μA
					sysclk = 2 MHz	—	600	—	
					sysclk = 4 MHz	—	700	—	
					sysclk = 8 MHz	—	900	—	
					sysclk = 16 MHz	—	1250	—	

3.17 ADC electrical characteristics

3.17.1 Introduction

The device provides two Successive Approximation Register (SAR) analog-to-digital converters (10-bit and 12-bit).




Figure 17. ADC_0 characteristic and error definitions

3.17.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as




Figure 21. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the antialiasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter $R_F C_F$ is definitively much higher than the sampling time T_S , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive [Equation 11](#) between the ideal and real sampled voltage on C_S :

Eqn. 11

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

ADC_0 (10-bit)

Eqn. 12

$$C_F > 2048 \cdot C_S$$

ADC_1 (12-bit)

Eqn. 13

$$C_F > 8192 \cdot C_S$$

4.1.3 100 LQFP




Figure 38. 100 LQFP package mechanical drawing (Part 1 of 3)


 © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. DRAWING IS PROPERTY OF FREESCALE SEMICONDUCTOR, INC. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED IN THE DRAWING. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM FREESCALE SEMICONDUCTOR, INC.	MECHANICAL OUTLINES DICTIONARY	DOCUMENT NO: 98ASH70126A	
		PAGE:	842F
	DO NOT SCALE THIS DRAWING	REV:	8

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: MILLIMETER
3. DATUM PLANE H IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
4. DATUMS A, B, AND D TO BE DETERMINED AT DATUM PLANE H.
5. DIMENSIONS TO BE DETERMINED AT SEATING PLANE, DATUM C.
6. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
7. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.35. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07.
8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0075.
9. EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.

TITLE: LQFP 100 LEAD 0.5 PITCH 14 X 14 X 1.4	CASE NUMBER: 842F-02	
	STANDARD: JEDEC MS-026 BED	
	PACKAGE CODE: 6076	SHEET: 3

Figure 40. 100 LQFP package mechanical drawing (Part 3 of 3)

5 Ordering information



Qualification status

M = General market qualified
S = Automotive qualified
P = Engineering samples

Automotive Platform

56 = Power Architecture in 90nm

Core version

0 = e200z0

Flash memory size (for z0 core)

5 = 768 KB
6 = 1024 KB

Product

B = Body

Fab and mask Indicator

K = TSMC Fab
0 = Version of the maskset
A = Mask set indicator (Blank = 1st production maskset, A = 2nd, B = 3rd, etc)

Temperature spec.

C = -40 to 85 °C
V = -40 to 105 °C
M = -40 to 125 °C

Package code

LL = 100 LQFP
LQ = 144 LQFP
LU = 176 LQFP

Frequency

4 = Up to 48 MHz
6 = Up to 64 MHz

Note: Not all options are available on all devices.

Figure 41. Commercial product code structure

Table 46. Revision history (continued)

Revision	Date	Description of changes
2 (cont.)	15 May 2013	In Table 24 (Electrical characteristics in different application modes), — Changed I_{DDMAX} Typ to 81 mA and I_{DDMAX} Typ to 130 mA. — Changed I_{DDRUN} Typ for fCPU = 32 MHz to 40 mA. — Changed I_{DDRUN} Typ for fCPU = 48 MHz to 54 mA. Added I_{DDRUN} Max of 96 mA. — Changed I_{DDRUN} Typ for fCPU = 64 MHz to 67 mA. Added I_{DDRUN} Max of 120 mA. — Changed I_{DDHALT} at $T_A = 25\text{ }^{\circ}\text{C}$ Typ to 10 mA and I_{DDHALT} Max to 15 mA. — Changed I_{DDHALT} at $T_A = 125\text{ }^{\circ}\text{C}$ Typ to 15 mA and I_{DDHALT} Max to 28 mA. — Changed I_{DDSTOP} T_A temperature from $-40\text{ }^{\circ}\text{C}$ to $25\text{ }^{\circ}\text{C}$. — Changed I_{DDSTOP} at $T_A = 25\text{ }^{\circ}\text{C}$ Typ to 130 μA and I_{DDSTOP} Max to 500 μA. — Changed I_{DDSTOP} at $T_A = 55\text{ }^{\circ}\text{C}$ Typ to 180 μA. — Changed I_{DDSTOP} at $T_A = 85\text{ }^{\circ}\text{C}$ Typ to 1 mA and I_{DDSTOP} Max to 5 mA. — Changed I_{DDSTOP} at $T_A = 105\text{ }^{\circ}\text{C}$ Typ to 3 mA and I_{DDSTOP} Max to 9 mA. — Changed I_{DDSTOP} at $T_A = 125\text{ }^{\circ}\text{C}$ Typ to 5 mA and I_{DDSTOP} Max to 14 mA. — Changed $I_{DDSTDBY2}$ at $T_A = 25\text{ }^{\circ}\text{C}$ Typ to 17 μA and Max to 80 μA. — Changed $I_{DDSTDBY2}$ at $T_A = 55\text{ }^{\circ}\text{C}$ Typ to 30 μA. — Changed $I_{DDSTDBY2}$ at $T_A = 85\text{ }^{\circ}\text{C}$ Typ to 100 μA. — Changed $I_{DDSTDBY2}$ at $T_A = 105\text{ }^{\circ}\text{C}$ Typ to 280 μA and Max to 950 μA. — Changed $I_{DDSTDBY2}$ at $T_A = 125\text{ }^{\circ}\text{C}$ Typ to 460 μA and Max to 1700 μA. — Changed the parameter classification for $I_{DDSTANDBY2}$ ($T_A = 125\text{ }^{\circ}\text{C}$) — Changed $I_{DDSTDBY1}$ at $T_A = 25\text{ }^{\circ}\text{C}$ Typ to 12 μA and Max to 50 μA. — Changed $I_{DDSTDBY1}$ at $T_A = 55\text{ }^{\circ}\text{C}$ Typ to 24 μA. — Changed $I_{DDSTDBY1}$ at $T_A = 85\text{ }^{\circ}\text{C}$ Typ to 48 μA. — Changed $I_{DDSTDBY1}$ at $T_A = 105\text{ }^{\circ}\text{C}$ Typ to 150 μA and Max to 500 μA. — Changed $I_{DDSTDBY1}$ at $T_A = 125\text{ }^{\circ}\text{C}$ Typ to 260 μA. — Changed the third sentence of Footnote 3 to begin with “The given value is thought to be a worst case value (64 MHz at $125\text{ }^{\circ}\text{C}$) with all peripherals running.” — Removed footnotes 8 and 9 regarding I_{DDHALT} and I_{DDSTOP} — Corrected “C” characteristics to reflect testing status. In Section 3.10, Flash memory electrical characteristics, removed the “FLASH_BIU settings vs. frequency of operation” table. In Table 28 (Flash power supply DC electrical characteristics), corrected Footnote 2 to specify $125\text{ }^{\circ}\text{C}$. In Section 3.14, FMPLL electrical characteristics, changed the text “the main oscillator driver” to “the FXOSC or FIRC sources.” In Table 40 (ADC input leakage current), added specifications for $85\text{ }^{\circ}\text{C}$. In Table 44 (DSPI characteristics), added t_{SCK} specifications for MTFE=1. In Table 44 (DSPI characteristics), updated specifications 7 and 8 to 13 ns, all DSPIs. In ADC section, corrected Equation 11. In Figure 41 (Commercial product code structure), added “Note: Not all options are available on all devices.” Removed Section 6, Abbreviations.
3	11 Sep 2013	Updated the temperature in table note 2 in Table 1 (MPC5606BK family comparison) from $105\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$.
4	25 Nov 2015	Updated the Max value current for $I_{ADC0run}$ from 40 mA to 5 mA in Table 41 (ADC_0 conversion characteristics (10-bit ADC_0)) .
5	7 Nov 2017	In Table 9 (Recommended operating conditions (3.3 V)) added Min value for TV_{DD}. In Table 10 (Recommended operating conditions (5.0 V)) added Min value for TV_{DD}. In Table 44 (DSPI characteristics) changed the for DSPI 2 and 4, in MTFE=1 mode from 125 to 145.