



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                             |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                      |
| Core Processor             | e200z0h                                                                                                                                                     |
| Core Size                  | 32-Bit Single-Core                                                                                                                                          |
| Speed                      | 64MHz                                                                                                                                                       |
| Connectivity               | CANbus, I <sup>2</sup> C, LINbus, SCI, SPI                                                                                                                  |
| Peripherals                | DMA, POR, PWM, WDT                                                                                                                                          |
| Number of I/O              | 149                                                                                                                                                         |
| Program Memory Size        | 1MB (1M x 8)                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                       |
| EEPROM Size                | 64K x 8                                                                                                                                                     |
| RAM Size                   | 80K x 8                                                                                                                                                     |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                   |
| Data Converters            | A/D 29x10b, 5x12b                                                                                                                                           |
| Oscillator Type            | Internal                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                          |
| Mounting Type              | Surface Mount                                                                                                                                               |
| Package / Case             | 176-LQFP                                                                                                                                                    |
| Supplier Device Package    | 176-LQFP (24x24)                                                                                                                                            |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5606bk0mlu6">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5606bk0mlu6</a> |

**Table 2. Functional port pins (continued)**

| Port pin      | PCR register | Alternate function <sup>1</sup>         | Function                                                                   | Peripheral                                                      | I/O direction                       | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|---------------|--------------|-----------------------------------------|----------------------------------------------------------------------------|-----------------------------------------------------------------|-------------------------------------|-----------------------|----------------------------|------------|----------|----------|
|               |              |                                         |                                                                            |                                                                 |                                     |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PA[15]        | PCR[15]      | AF0<br>AF1<br>AF2<br>AF3<br>—           | GPIO[15]<br>CS0_0<br>SCK_0<br>E0UC[1]<br>WKUP[10] <sup>4</sup>             | SIUL<br>DSPI_0<br>DSPI_0<br>eMIOS_0<br>WKUP                     | I/O<br>I/O<br>I/O<br>I/O<br>I       | M                     | Tristate                   | 27         | 40       | 48       |
| <b>Port B</b> |              |                                         |                                                                            |                                                                 |                                     |                       |                            |            |          |          |
| PB[0]         | PCR[16]      | AF0<br>AF1<br>AF2<br>AF3                | GPIO[16]<br>CAN0TX<br>E0UC[30]<br>LIN0TX                                   | SIUL<br>FlexCAN_0<br>eMIOS_0<br>LINFlex_0                       | I/O<br>O<br>I/O<br>O                | M                     | Tristate                   | 23         | 31       | 39       |
| PB[1]         | PCR[17]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>— | GPIO[17]<br>—<br>E0UC[31]<br>—<br>WKUP[4] <sup>4</sup><br>CAN0RX<br>LIN0RX | SIUL<br>—<br>eMIOS_0<br>—<br>WKUP<br>FlexCAN_0<br>LINFlex_0     | I/O<br>—<br>I/O<br>—<br>I<br>I<br>I | S                     | Tristate                   | 24         | 32       | 40       |
| PB[2]         | PCR[18]      | AF0<br>AF1<br>AF2<br>AF3                | GPIO[18]<br>LIN0TX<br>SDA<br>E0UC[30]                                      | SIUL<br>LINFlex_0<br>I <sup>2</sup> C_0<br>eMIOS_0              | I/O<br>O<br>I/O<br>I/O              | M                     | Tristate                   | 100        | 144      | 176      |
| PB[3]         | PCR[19]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—      | GPIO[19]<br>E0UC[31]<br>SCL<br>—<br>WKUP[11] <sup>4</sup><br>LIN0RX        | SIUL<br>eMIOS_0<br>I <sup>2</sup> C_0<br>—<br>WKUP<br>LINFlex_0 | I/O<br>I/O<br>I/O<br>—<br>I<br>I    | S                     | Tristate                   | 1          | 1        | 1        |
| PB[4]         | PCR[20]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>— | —<br>—<br>—<br>—<br>ADC0_P[0]<br>ADC1_P[0]<br>GPIO[20]                     | —<br>—<br>—<br>—<br>ADC_0<br>ADC_1<br>SIUL                      | —<br>—<br>—<br>—<br>I<br>I<br>I     | I                     | Tristate                   | 50         | 72       | 88       |
| PB[5]         | PCR[21]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>— | —<br>—<br>—<br>—<br>ADC0_P[1]<br>ADC1_P[1]<br>GPIO[21]                     | —<br>—<br>—<br>—<br>ADC_0<br>ADC_1<br>SIUL                      | —<br>—<br>—<br>—<br>I<br>I<br>I     | I                     | Tristate                   | 53         | 75       | 91       |

**Table 2. Functional port pins (continued)**

| Port pin | PCR register | Alternate function <sup>1</sup> | Function                  | Peripheral | I/O direction | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|----------|--------------|---------------------------------|---------------------------|------------|---------------|-----------------------|----------------------------|------------|----------|----------|
|          |              |                                 |                           |            |               |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PB[6]    | PCR[22]      | AF0                             | —                         | —          | —             | I                     | Tristate                   | 54         | 76       | 92       |
|          |              | AF1                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_P[2]                 | ADC_0      | I             |                       |                            |            |          |          |
|          |              | —                               | ADC1_P[2]                 | ADC_1      | I             |                       |                            |            |          |          |
|          |              | —                               | GPIO[22]                  | SIUL       | I             |                       |                            |            |          |          |
| PB[7]    | PCR[23]      | AF0                             | —                         | —          | —             | I                     | Tristate                   | 55         | 77       | 93       |
|          |              | AF1                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | —                               | ADC0_P[3]                 | ADC_0      | I             |                       |                            |            |          |          |
|          |              | —                               | ADC1_P[3]                 | ADC_1      | I             |                       |                            |            |          |          |
|          |              | —                               | GPIO[23]                  | SIUL       | I             |                       |                            |            |          |          |
| PB[8]    | PCR[24]      | AF0                             | GPIO[24]                  | SIUL       | I             | I                     | —                          | 39         | 53       | 61       |
|          |              | AF1                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | —                               | OSC32K_XTAL <sup>7</sup>  | OSC32K     | —             |                       |                            |            |          |          |
|          |              | —                               | WKUP[25]                  | WKUP       | I             |                       |                            |            |          |          |
|          |              | —                               | ADC0_S[0]                 | ADC_0      | I             |                       |                            |            |          |          |
| PB[9]    | PCR[25]      | AF0                             | GPIO[25]                  | SIUL       | I             | I                     | —                          | 38         | 52       | 60       |
|          |              | AF1                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | —                               | OSC32K_EXTAL <sup>7</sup> | OSC32K     | —             |                       |                            |            |          |          |
|          |              | —                               | WKUP[26]                  | WKUP       | I             |                       |                            |            |          |          |
|          |              | —                               | ADC0_S[1]                 | ADC_0      | I             |                       |                            |            |          |          |
| PB[10]   | PCR[26]      | AF0                             | GPIO[26]                  | SIUL       | I/O           | J                     | Tristate                   | 40         | 54       | 62       |
|          |              | AF1                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | —                               | WKUP[8] <sup>4</sup>      | WKUP       | I             |                       |                            |            |          |          |
|          |              | —                               | ADC0_S[2]                 | ADC_0      | I             |                       |                            |            |          |          |
|          |              | —                               | ADC1_S[6]                 | ADC_1      | I             |                       |                            |            |          |          |
| PB[11]   | PCR[27]      | AF0                             | GPIO[27]                  | SIUL       | I/O           | J                     | Tristate                   | —          | —        | 97       |
|          |              | AF1                             | E0UC[3]                   | eMIOS_0    | I/O           |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | CS0_0                     | DSPI_0     | I/O           |                       |                            |            |          |          |
|          |              | —                               | ADC0_S[3]                 | ADC_0      | I             |                       |                            |            |          |          |
| PB[12]   | PCR[28]      | AF0                             | GPIO[28]                  | SIUL       | I/O           | J                     | Tristate                   | 61         | 83       | 101      |
|          |              | AF1                             | E0UC[4]                   | eMIOS_0    | I/O           |                       |                            |            |          |          |
|          |              | AF2                             | —                         | —          | —             |                       |                            |            |          |          |
|          |              | AF3                             | CS1_0                     | DSPI_0     | O             |                       |                            |            |          |          |
|          |              | —                               | ADC0_X[0]                 | ADC_0      | I             |                       |                            |            |          |          |

**Table 2. Functional port pins (continued)**

| Port pin | PCR register | Alternate function <sup>1</sup>    | Function                                                         | Peripheral                                     | I/O direction                  | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|----------|--------------|------------------------------------|------------------------------------------------------------------|------------------------------------------------|--------------------------------|-----------------------|----------------------------|------------|----------|----------|
|          |              |                                    |                                                                  |                                                |                                |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PD[13]   | PCR[61]      | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[61]<br>CS0_1<br>E0UC[25]<br>—<br>ADC0_S[5]                  | SIUL<br>DSPI_1<br>eMIOS_0<br>—<br>ADC_0        | I/O<br>I/O<br>I/O<br>—<br>I    | J                     | Tristate                   | 62         | 84       | 102      |
| PD[14]   | PCR[62]      | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[62]<br>CS1_1<br>E0UC[26]<br>—<br>ADC0_S[6]                  | SIUL<br>DSPI_1<br>eMIOS_0<br>—<br>ADC_0        | I/O<br>O<br>I/O<br>—<br>I      | J                     | Tristate                   | 64         | 86       | 104      |
| PD[15]   | PCR[63]      | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[63]<br>CS2_1<br>E0UC[27]<br>—<br>ADC0_S[7]                  | SIUL<br>DSPI_1<br>eMIOS_0<br>—<br>ADC_0        | I/O<br>O<br>I/O<br>—<br>I      | J                     | Tristate                   | 66         | 88       | 106      |
| Port E   |              |                                    |                                                                  |                                                |                                |                       |                            |            |          |          |
| PE[0]    | PCR[64]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[64]<br>E0UC[16]<br>—<br>—<br>WKUP[6] <sup>4</sup><br>CAN5RX | SIUL<br>eMIOS_0<br>—<br>—<br>WKUP<br>FlexCAN_5 | I/O<br>I/O<br>—<br>—<br>I<br>I | S                     | Tristate                   | 6          | 10       | 18       |
| PE[1]    | PCR[65]      | AF0<br>AF1<br>AF2<br>AF3           | GPIO[65]<br>E0UC[17]<br>CAN5TX<br>—                              | SIUL<br>eMIOS_0<br>FlexCAN_5<br>—              | I/O<br>I/O<br>O<br>—           | M                     | Tristate                   | 8          | 12       | 20       |
| PE[2]    | PCR[66]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[66]<br>E0UC[18]<br>—<br>—<br>EIRQ[21]<br>SIN_1              | SIUL<br>eMIOS_0<br>—<br>—<br>SIUL<br>DSPI_1    | I/O<br>I/O<br>—<br>—<br>I<br>I | M                     | Tristate                   | 89         | 128      | 156      |
| PE[3]    | PCR[67]      | AF0<br>AF1<br>AF2<br>AF3           | GPIO[67]<br>E0UC[19]<br>SOUT_1<br>—                              | SIUL<br>eMIOS_0<br>DSPI_1<br>—                 | I/O<br>I/O<br>O<br>—           | M                     | Tristate                   | 90         | 129      | 157      |
| PE[4]    | PCR[68]      | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[68]<br>E0UC[20]<br>SCK_1<br>—<br>EIRQ[9]                    | SIUL<br>eMIOS_0<br>DSPI_1<br>—<br>SIUL         | I/O<br>I/O<br>I/O<br>—<br>I    | M                     | Tristate                   | 93         | 132      | 160      |
| PE[5]    | PCR[69]      | AF0<br>AF1<br>AF2<br>AF3           | GPIO[69]<br>E0UC[21]<br>CS0_1<br>MA[2]                           | SIUL<br>eMIOS_0<br>DSPI_1<br>ADC_0             | I/O<br>I/O<br>I/O<br>O         | M                     | Tristate                   | 94         | 133      | 161      |

**Table 2. Functional port pins (continued)**

| Port pin | PCR register | Alternate function <sup>1</sup>         | Function                                                                       | Peripheral                                                  | I/O direction                       | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|----------|--------------|-----------------------------------------|--------------------------------------------------------------------------------|-------------------------------------------------------------|-------------------------------------|-----------------------|----------------------------|------------|----------|----------|
|          |              |                                         |                                                                                |                                                             |                                     |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PE[6]    | PCR[70]      | AF0<br>AF1<br>AF2<br>AF3<br>—           | GPIO[70]<br>E0UC[22]<br>CS3_0<br>MA[1]<br>EIRQ[22]                             | SIUL<br>eMIOS_0<br>DSPI_0<br>ADC_0<br>SIUL                  | I/O<br>I/O<br>O<br>O<br>I           | M                     | Tristate                   | 95         | 139      | 167      |
| PE[7]    | PCR[71]      | AF0<br>AF1<br>AF2<br>AF3<br>—           | GPIO[71]<br>E0UC[23]<br>CS2_0<br>MA[0]<br>EIRQ[23]                             | SIUL<br>eMIOS_0<br>DSPI_0<br>ADC_0<br>SIUL                  | I/O<br>I/O<br>O<br>O<br>I           | M                     | Tristate                   | 96         | 140      | 168      |
| PE[8]    | PCR[72]      | AF0<br>AF1<br>AF2<br>AF3                | GPIO[72]<br>CAN2TX<br>E0UC[22]<br>CAN3TX                                       | SIUL<br>FlexCAN_2<br>eMIOS_0<br>FlexCAN_3                   | I/O<br>O<br>I/O<br>O                | M                     | Tristate                   | 9          | 13       | 21       |
| PE[9]    | PCR[73]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>— | GPIO[73]<br>—<br>E0UC[23]<br>—<br>WKUP[7] <sup>4</sup><br>CAN2RX<br>CAN3RX     | SIUL<br>—<br>eMIOS_0<br>—<br>WKUP<br>FlexCAN_2<br>FlexCAN_3 | I/O<br>—<br>I/O<br>—<br>I<br>I<br>I | S                     | Tristate                   | 10         | 14       | 22       |
| PE[10]   | PCR[74]      | AF0<br>AF1<br>AF2<br>AF3<br>—           | GPIO[74]<br>LIN3TX<br>CS3_1<br>E1UC[30]<br>EIRQ[10]                            | SIUL<br>LINFlex_3<br>DSPI_1<br>eMIOS_1<br>SIUL              | I/O<br>O<br>O<br>I/O<br>I           | S                     | Tristate                   | 11         | 15       | 23       |
| PE[11]   | PCR[75]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—      | GPIO[75]<br>E0UC[24]<br>CS4_1<br>—<br>LIN3RX<br>WKUP[14] <sup>4</sup>          | SIUL<br>eMIOS_0<br>DSPI_1<br>—<br>LINFlex_3<br>WKUP         | I/O<br>I/O<br>O<br>—<br>I<br>I      | S                     | Tristate                   | 13         | 17       | 25       |
| PE[12]   | PCR[76]      | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>— | GPIO[76]<br>—<br>E1UC[19] <sup>10</sup><br>—<br>EIRQ[11]<br>SIN_2<br>ADC1_S[7] | SIUL<br>—<br>eMIOS_1<br>—<br>SIUL<br>DSPI_2<br>ADC_1        | I/O<br>—<br>I/O<br>—<br>I<br>I<br>I | J                     | Tristate                   | 76         | 109      | 133      |
| PE[13]   | PCR[77]      | AF0<br>AF1<br>AF2<br>AF3                | GPIO[77]<br>SOUT_2<br>E1UC[20]<br>—                                            | SIUL<br>DSPI_2<br>eMIOS_1<br>—                              | I/O<br>O<br>I/O<br>—                | S                     | Tristate                   | —          | 103      | 127      |

**Table 2. Functional port pins (continued)**

| Port pin | PCR register | Alternate function <sup>1</sup>    | Function                                                                  | Peripheral                                           | I/O direction                    | Pad type <sup>2</sup> | RESET config. <sup>3</sup> | Pin number |          |          |
|----------|--------------|------------------------------------|---------------------------------------------------------------------------|------------------------------------------------------|----------------------------------|-----------------------|----------------------------|------------|----------|----------|
|          |              |                                    |                                                                           |                                                      |                                  |                       |                            | 100 LQFP   | 144 LQFP | 176 LQFP |
| PG[7]    | PCR[103]     | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[103]<br>E1UC[16]<br>E1UC[30]<br>—<br>WKUP[20] <sup>4</sup><br>LIN6RX | SIUL<br>eMIOS_1<br>eMIOS_1<br>—<br>WKUP<br>LINFlex_6 | I/O<br>I/O<br>I/O<br>—<br>I<br>I | S                     | Tristate                   | —          | 29       | 37       |
| PG[8]    | PCR[104]     | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[104]<br>E1UC[17]<br>LIN7TX<br>CS0_2<br>EIRQ[15]                      | SIUL<br>eMIOS_1<br>LINFlex_7<br>DSPI_2<br>SIUL       | I/O<br>I/O<br>O<br>I/O<br>I      | S                     | Tristate                   | —          | 26       | 34       |
| PG[9]    | PCR[105]     | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[105]<br>E1UC[18]<br>—<br>SCK_2<br>WKUP[21] <sup>4</sup><br>LIN7RX    | SIUL<br>eMIOS_1<br>—<br>DSPI_2<br>WKUP<br>LINFlex_7  | I/O<br>I/O<br>—<br>I/O<br>I<br>I | S                     | Tristate                   | —          | 25       | 33       |
| PG[10]   | PCR[106]     | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[106]<br>E0UC[24]<br>E1UC[31]<br>—<br>SIN_4                           | SIUL<br>eMIOS_0<br>eMIOS_1<br>—<br>DSPI_4            | I/O<br>I/O<br>I/O<br>—<br>I      | S                     | Tristate                   | —          | 114      | 138      |
| PG[11]   | PCR[107]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[107]<br>E0UC[25]<br>CS0_4<br>—                                       | SIUL<br>eMIOS_0<br>DSPI_4<br>—                       | I/O<br>I/O<br>O<br>—             | M                     | Tristate                   | —          | 115      | 139      |
| PG[12]   | PCR[108]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[108]<br>E0UC[26]<br>SOUT_4<br>—                                      | SIUL<br>eMIOS_0<br>DSPI_4<br>—                       | I/O<br>I/O<br>O<br>—             | M                     | Tristate                   | —          | 92       | 116      |
| PG[13]   | PCR[109]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[109]<br>E0UC[27]<br>SCK_4<br>—                                       | SIUL<br>eMIOS_0<br>DSPI_4<br>—                       | I/O<br>I/O<br>I/O<br>—           | M                     | Tristate                   | —          | 91       | 115      |
| PG[14]   | PCR[110]     | AF0<br>AF1<br>AF2<br>AF3           | GPIO[110]<br>E1UC[0]<br>—<br>—                                            | SIUL<br>eMIOS_1<br>—<br>—                            | I/O<br>I/O<br>—<br>—             | S                     | Tristate                   | —          | 110      | 134      |
| PG[15]   | PCR[111]     | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[111]<br>E1UC[1]<br>—<br>—<br>—                                       | SIUL<br>eMIOS_1<br>—<br>—<br>—                       | I/O<br>I/O<br>—<br>—<br>—        | M                     | Tristate                   | —          | 111      | 135      |
| Port H   |              |                                    |                                                                           |                                                      |                                  |                       |                            |            |          |          |

K is a constant for the particular part, which may be determined from [Equation 3](#) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  may be obtained by solving equations [1](#) and [2](#) iteratively for any value of  $T_A$ .

## 3.6 I/O pad electrical characteristics

### 3.6.1 I/O pad types


The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads — are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads — provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Fast pads — provide maximum speed. These are used for improved debugging capability.
- Input only pads — are associated with ADC channels and 32 kHz low power external crystal oscillator providing low input leakage.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

### 3.6.2 I/O input DC characteristics

[Table 12](#) provides input DC electrical characteristics as described in [Figure 5](#).



**Figure 5. I/O input DC electrical characteristics definition**

**Table 12. I/O input DC electrical characteristics**

| Symbol                        | C  | Parameter | Conditions <sup>1</sup>                               | Value                   |     |                       | Unit |
|-------------------------------|----|-----------|-------------------------------------------------------|-------------------------|-----|-----------------------|------|
|                               |    |           |                                                       | Min                     | Typ | Max                   |      |
| V <sub>IH</sub>               | SR | P         | Input high level CMOS (Schmitt Trigger)               | —                       | —   | V <sub>DD</sub> + 0.4 | V    |
| V <sub>IL</sub>               | SR | P         | Input low level CMOS (Schmitt Trigger)                | —                       | —   | 0.35V <sub>DD</sub>   |      |
| V <sub>HYS</sub>              | CC | C         | Input hysteresis CMOS (Schmitt Trigger)               | —                       | —   | —                     |      |
| I <sub>LKG</sub>              | CC | P         | Digital input leakage<br>No injection on adjacent pin | T <sub>A</sub> = -40 °C | —   | 2                     | nA   |
|                               |    |           |                                                       | T <sub>A</sub> = 25 °C  | —   | 2                     |      |
|                               |    |           |                                                       | T <sub>A</sub> = 85 °C  | —   | 5                     |      |
|                               |    |           |                                                       | T <sub>A</sub> = 105 °C | —   | 12                    |      |
|                               |    |           |                                                       | T <sub>A</sub> = 125 °C | —   | 70                    |      |
|                               |    |           |                                                       |                         |     |                       |      |
| W <sub>FI</sub> <sup>2</sup>  | SR | P         | Wakeup input filtered pulse                           | —                       | —   | 40                    | ns   |
| W <sub>NFI</sub> <sup>2</sup> | SR | P         | Wakeup input not filtered pulse                       | —                       | —   | —                     | ns   |

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>2</sup> In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.

### 3.6.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- [Table 13](#) provides weak pull figures. Both pull-up and pull-down resistances are supported.
- [Table 14](#) provides output driver characteristics for I/O pads when in SLOW configuration.
- [Table 15](#) provides output driver characteristics for I/O pads when in MEDIUM configuration.
- [Table 16](#) provides output driver characteristics for I/O pads when in FAST configuration.

**Table 13. I/O pull-up/pull-down DC electrical characteristics**

| Symbol           |    | C                        | Parameter                             | Conditions <sup>1</sup>                                           |             | Value |     |     | Unit |
|------------------|----|--------------------------|---------------------------------------|-------------------------------------------------------------------|-------------|-------|-----|-----|------|
|                  |    |                          |                                       |                                                                   |             | Min   | Typ | Max |      |
| I <sub>WPU</sub> | CC | P                        | Weak pull-up current absolute value   | V <sub>IN</sub> = V <sub>IL</sub> , V <sub>DD</sub> = 5.0 V ± 10% | PAD3V5V = 0 | 10    | —   | 150 | μA   |
|                  |    | PAD3V5V = 1 <sup>2</sup> |                                       |                                                                   | 10          | —     | 250 |     |      |
|                  |    | P                        |                                       | V <sub>IN</sub> = V <sub>IL</sub> , V <sub>DD</sub> = 3.3 V ± 10% | PAD3V5V = 1 | 10    | —   | 150 |      |
| I <sub>WPD</sub> | CC | P                        | Weak pull-down current absolute value | V <sub>IN</sub> = V <sub>IH</sub> , V <sub>DD</sub> = 5.0 V ± 10% | PAD3V5V = 0 | 10    | —   | 150 | μA   |
|                  |    | PAD3V5V = 1              |                                       |                                                                   | 10          | —     | 250 |     |      |
|                  |    | P                        |                                       | V <sub>IN</sub> = V <sub>IH</sub> , V <sub>DD</sub> = 3.3 V ± 10% | PAD3V5V = 1 | 10    | —   | 150 |      |

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

<sup>2</sup> The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.



**Table 19. I/O consumption (continued)**

| Symbol              |    | C | Parameter                                                 | Conditions <sup>1</sup>                    |                                               | Value |     |     | Unit |
|---------------------|----|---|-----------------------------------------------------------|--------------------------------------------|-----------------------------------------------|-------|-----|-----|------|
|                     |    |   |                                                           |                                            |                                               | Min   | Typ | Max |      |
| I <sub>RMSFST</sub> | CC | D | Root medium square I/O current for FAST configuration     | C <sub>L</sub> = 25 pF, 40 MHz             | V <sub>DD</sub> = 5.0 V ± 10%,<br>PAD3V5V = 0 | —     | —   | 22  | mA   |
|                     |    |   |                                                           | C <sub>L</sub> = 25 pF, 64 MHz             |                                               | —     | —   | 33  |      |
|                     |    |   |                                                           | C <sub>L</sub> = 100 pF, 40 MHz            |                                               | —     | —   | 56  |      |
|                     |    |   |                                                           | C <sub>L</sub> = 25 pF, 40 MHz             | V <sub>DD</sub> = 3.3 V ± 10%,<br>PAD3V5V = 1 | —     | —   | 14  |      |
|                     |    |   |                                                           | C <sub>L</sub> = 25 pF, 64 MHz             |                                               | —     | —   | 20  |      |
|                     |    |   |                                                           | C <sub>L</sub> = 100 pF, 40 MHz            |                                               | —     | —   | 35  |      |
| I <sub>AVGSEG</sub> | SR | D | Sum of all the static I/O current within a supply segment | V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0 |                                               | —     | —   | 70  | mA   |
|                     |    |   |                                                           | V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1 |                                               | —     | —   | 65  |      |

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>2</sup> Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 20 provides the weight of concurrent switching I/Os.

In order to ensure device functionality, the sum of the weight of concurrent switching I/Os on a single segment should remain below the 100%.

**Table 20. I/O weight<sup>1</sup>**

| Supply segment |          |          | Pad    | 176 LQFP             |         |              |         | 144/100 LQFP |         |              |         |
|----------------|----------|----------|--------|----------------------|---------|--------------|---------|--------------|---------|--------------|---------|
|                |          |          |        | Weight 5 V           |         | Weight 3.3 V |         | Weight 5 V   |         | Weight 3.3 V |         |
| 176 LQFP       | 144 LQFP | 100 LQFP |        | SRC <sup>2</sup> = 0 | SRC = 1 | SRC = 0      | SRC = 1 | SRC = 0      | SRC = 1 | SRC = 0      | SRC = 1 |
| 6              | 4        | 4        | PB[3]  | 5%                   | —       | 6%           | —       | 13%          | —       | 15%          | —       |
|                |          |          | PC[9]  | 4%                   | —       | 5%           | —       | 13%          | —       | 15%          | —       |
|                |          |          | PC[14] | 4%                   | —       | 4%           | —       | 13%          | —       | 15%          | —       |
|                |          |          | PC[15] | 3%                   | 4%      | 4%           | 4%      | 12%          | 18%     | 15%          | 16%     |
|                | —        | —        | PJ[4]  | 3%                   | 4%      | 3%           | 3%      | —            | —       | —            | —       |

Table 20. I/O weight<sup>1</sup> (continued)

| Supply segment |          |          | Pad    | 176 LQFP             |         |              |         | 144/100 LQFP |         |              |         |
|----------------|----------|----------|--------|----------------------|---------|--------------|---------|--------------|---------|--------------|---------|
|                |          |          |        | Weight 5 V           |         | Weight 3.3 V |         | Weight 5 V   |         | Weight 3.3 V |         |
| 176 LQFP       | 144 LQFP | 100 LQFP |        | SRC <sup>2</sup> = 0 | SRC = 1 | SRC = 0      | SRC = 1 | SRC = 0      | SRC = 1 | SRC = 0      | SRC = 1 |
| 2              | 1        | —        | PG[9]  | 9%                   | —       | 10%          | —       | 9%           | —       | 10%          | —       |
|                |          | —        | PG[8]  | 9%                   | —       | 11%          | —       | 9%           | —       | 11%          | —       |
|                |          | 1        | PC[11] | 9%                   | —       | 11%          | —       | 9%           | —       | 11%          | —       |
|                |          |          | PC[10] | 9%                   | 13%     | 11%          | 12%     | 9%           | 13%     | 11%          | 12%     |
|                |          | —        | PG[7]  | 9%                   | —       | 11%          | —       | 9%           | —       | 11%          | —       |
|                |          | —        | PG[6]  | 10%                  | 14%     | 11%          | 12%     | 10%          | 14%     | 11%          | 12%     |
|                |          | 1        | PB[0]  | 10%                  | 14%     | 12%          | 12%     | 10%          | 14%     | 12%          | 12%     |
|                |          |          | PB[1]  | 10%                  | —       | 12%          | —       | 10%          | —       | 12%          | —       |
|                |          | —        | PF[9]  | 10%                  | —       | 12%          | —       | 10%          | —       | 12%          | —       |
|                |          | —        | PF[8]  | 10%                  | 14%     | 12%          | 13%     | 10%          | 14%     | 12%          | 13%     |
|                |          | —        | PF[12] | 10%                  | 15%     | 12%          | 13%     | 10%          | 15%     | 12%          | 13%     |
|                |          | 1        | PC[6]  | 10%                  | —       | 12%          | —       | 10%          | —       | 12%          | —       |
|                |          |          | PC[7]  | 10%                  | —       | 12%          | —       | 10%          | —       | 12%          | —       |
|                |          | —        | PF[10] | 10%                  | 14%     | 11%          | 12%     | 10%          | 14%     | 11%          | 12%     |
|                |          | —        | PF[11] | 9%                   | —       | 11%          | —       | 9%           | —       | 11%          | —       |
|                |          | 1        | PA[15] | 8%                   | 12%     | 10%          | 10%     | 8%           | 12%     | 10%          | 10%     |
|                |          | —        | PF[13] | 8%                   | —       | 10%          | —       | 8%           | —       | 10%          | —       |
|                |          | 1        | PA[14] | 8%                   | 11%     | 9%           | 10%     | 8%           | 11%     | 9%           | 10%     |
|                |          |          | PA[4]  | 7%                   | —       | 9%           | —       | 7%           | —       | 9%           | —       |
|                |          |          | PA[13] | 7%                   | 10%     | 8%           | 9%      | 7%           | 10%     | 8%           | 9%      |
|                |          |          | PA[12] | 7%                   | —       | 8%           | —       | 7%           | —       | 8%           | —       |

## 3.8 Power management electrical characteristics

### 3.8.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply  $V_{DD\_LV}$  from the high voltage ballast supply  $V_{DD\_BV}$ . The regulator itself is supplied by the common I/O supply  $V_{DD}$ . The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through  $V_{DD}$  power pin.
- BV: High voltage external power supply for internal ballast module. This must be provided externally through  $V_{DD\_BV}$  power pin. Voltage values should be aligned with  $V_{DD}$ .
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
  - LV\_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
  - LV\_CFLA: Low voltage supply for code Flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_DFLA: Low voltage supply for data Flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_PLL: Low voltage supply for FMPLL. It is shorted to LV\_COR through double bonding.




Figure 8. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance ( $C_{REGn}$ ) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

### 3.9 Power consumption in different application modes

Table 24 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

**Table 24. Electrical characteristics in different application modes<sup>1</sup>**

| Symbol                          | C  | Parameter                 | Conditions <sup>2</sup>                       | Value                                         |                         |     | Unit |                  |    |
|---------------------------------|----|---------------------------|-----------------------------------------------|-----------------------------------------------|-------------------------|-----|------|------------------|----|
|                                 |    |                           |                                               | Min                                           | Typ                     | Max |      |                  |    |
| I <sub>DDMAX</sub> <sup>3</sup> | CC | C                         | RUN mode maximum average current              | —                                             |                         | —   | 81   | 130 <sup>4</sup> | mA |
| I <sub>DDRUN</sub> <sup>5</sup> | CC | T                         | RUN mode typical average current <sup>6</sup> | f <sub>CPU</sub> = 8 MHz                      |                         | —   | 12   | —                | mA |
|                                 |    | f <sub>CPU</sub> = 16 MHz |                                               | —                                             | 27                      | —   |      |                  |    |
|                                 |    | f <sub>CPU</sub> = 32 MHz |                                               | —                                             | 40                      | —   |      |                  |    |
|                                 |    | f <sub>CPU</sub> = 48 MHz |                                               | —                                             | 54                      | 95  |      |                  |    |
|                                 |    | f <sub>CPU</sub> = 64 MHz |                                               | —                                             | 67                      | 120 |      |                  |    |
| I <sub>DDHALT</sub>             | CC | C                         | HALT mode current <sup>7</sup>                | Slow internal RC oscillator (128 kHz) running | T <sub>A</sub> = 25 °C  | —   | 10   | 15               | mA |
|                                 |    | P                         |                                               | T <sub>A</sub> = 125 °C                       | —                       | 15  | 28   |                  |    |
| I <sub>DDSTOP</sub>             | CC | P                         | STOP mode current <sup>8</sup>                | Slow internal RC oscillator (128 kHz) running | T <sub>A</sub> = 25 °C  | —   | 130  | 500              | μA |
|                                 |    | D                         |                                               |                                               | T <sub>A</sub> = 55 °C  | —   | 180  | —                |    |
|                                 |    | D                         |                                               |                                               | T <sub>A</sub> = 85 °C  | —   | 1    | 5                | mA |
|                                 |    | D                         |                                               |                                               | T <sub>A</sub> = 105 °C | —   | 3    | 9                |    |
|                                 |    | P                         |                                               |                                               | T <sub>A</sub> = 125 °C | —   | 5    | 14               |    |
| I <sub>DDSTDBY2</sub>           | CC | P                         | STANDBY2 mode current <sup>9</sup>            | Slow internal RC oscillator (128 kHz) running | T <sub>A</sub> = 25 °C  | —   | 17   | 80               | μA |
|                                 |    | C                         |                                               |                                               | T <sub>A</sub> = 55 °C  | —   | 30   | —                |    |
|                                 |    | C                         |                                               |                                               | T <sub>A</sub> = 85 °C  | —   | 110  | —                |    |
|                                 |    | C                         |                                               |                                               | T <sub>A</sub> = 105 °C | —   | 280  | 950              |    |
|                                 |    | C                         |                                               |                                               | T <sub>A</sub> = 125 °C | —   | 460  | 1700             |    |
| I <sub>DDSTDBY1</sub>           | CC | C                         | STANDBY1 mode current <sup>10</sup>           | Slow internal RC oscillator (128 kHz) running | T <sub>A</sub> = 25 °C  | —   | 12   | 50               | μA |
|                                 |    | C                         |                                               |                                               | T <sub>A</sub> = 55 °C  | —   | 24   | —                |    |
|                                 |    | C                         |                                               |                                               | T <sub>A</sub> = 85 °C  | —   | 48   | —                |    |
|                                 |    | C                         |                                               |                                               | T <sub>A</sub> = 105 °C | —   | 150  | 500              |    |
|                                 |    | C                         |                                               |                                               | T <sub>A</sub> = 125 °C | —   | 260  | —                |    |

<sup>1</sup> Except for  $I_{DDMAX}$ , all consumptions in this table apply to  $V_{DD\_BV}$  only and do not include  $V_{DD\_HV}$ .

<sup>2</sup>  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40 \text{ to } 125 \text{ }^\circ\text{C}$ , unless otherwise specified

<sup>3</sup> Running consumption is given on voltage regulator supply ( $V_{DDREG}$ ).  $I_{DDMAX}$  is composed of three components:  $I_{DDMAX} = I_{DD}(V_{DD\_BV}) + I_{DD}(V_{DD\_HV}) + I_{DD}(V_{DD\_HV\_ADC})$ . It does not include a fourth component linked to I/Os toggling which is **highly** dependent on the application. The given value is thought to be a **worst case value** (64 MHz at 125 °C) with all peripherals running, and code fetched from code flash while modify operation on-going on data flash. Note that this value can be significantly reduced by the application: switch off unused peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.

**Table 31. ESD absolute maximum ratings<sup>1,2</sup>**

| Symbol                | Ratings                                                | Conditions                                           | Class | Max value <sup>3</sup> | Unit |
|-----------------------|--------------------------------------------------------|------------------------------------------------------|-------|------------------------|------|
| V <sub>ESD(HBM)</sub> | Electrostatic discharge voltage (Human Body Model)     | T <sub>A</sub> = 25 °C<br>conforming to AEC-Q100-002 | H1C   | 2000                   | V    |
| V <sub>ESD(MM)</sub>  | Electrostatic discharge voltage (Machine Model)        | T <sub>A</sub> = 25 °C<br>conforming to AEC-Q100-003 | M2    | 200                    |      |
| V <sub>ESD(CDM)</sub> | Electrostatic discharge voltage (Charged Device Model) | T <sub>A</sub> = 25 °C<br>conforming to AEC-Q100-011 | C3A   | 500<br>750 (corners)   |      |

<sup>1</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

<sup>3</sup> Data based on characterization results, not tested in production

### 3.11.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.


**Table 32. Latch-up results**

| Symbol | Parameter             | Conditions                                       | Class      |
|--------|-----------------------|--------------------------------------------------|------------|
| LU     | Static latch-up class | T <sub>A</sub> = 125 °C<br>conforming to JESD 78 | II level A |

## 3.12 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. [Figure 12](#) describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

[Table 33](#) provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.



**Figure 15. Equivalent circuit of a quartz crystal**

**Table 35. Crystal motional characteristics<sup>1</sup>**

| Symbol             | Parameter                                                                            | Conditions                              | Value |        |     | Unit       |
|--------------------|--------------------------------------------------------------------------------------|-----------------------------------------|-------|--------|-----|------------|
|                    |                                                                                      |                                         | Min   | Typ    | Max |            |
| $L_m$              | Motional inductance                                                                  | —                                       | —     | 11.796 | —   | KH         |
| $C_m$              | Motional capacitance                                                                 | —                                       | —     | 2      | —   | fF         |
| C1/C2              | Load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground <sup>2</sup> | —                                       | 18    | —      | 28  | pF         |
| $R_m$ <sup>3</sup> | Motional resistance                                                                  | AC coupled at $C_0 = 2.85 \text{ pF}^4$ | —     | —      | 65  | k $\Omega$ |
|                    |                                                                                      | AC coupled at $C_0 = 4.9 \text{ pF}^4$  | —     | —      | 50  |            |
|                    |                                                                                      | AC coupled at $C_0 = 7.0 \text{ pF}^4$  | —     | —      | 35  |            |
|                    |                                                                                      | AC coupled at $C_0 = 9.0 \text{ pF}^4$  | —     | —      | 30  |            |

<sup>1</sup> The crystal used is Epson Toyocom MC306.

<sup>2</sup> This is the recommended range of load capacitance at OSC32K\_XTAL and OSC32K\_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.

<sup>3</sup> Maximum ESR ( $R_m$ ) of the crystal is 50 k $\Omega$

<sup>4</sup>  $C_0$  Includes a parasitic capacitance of 2.0 pF between OSC32K\_XTAL and OSC32K\_EXTAL pins.

## 3.17 ADC electrical characteristics

### 3.17.1 Introduction

The device provides two Successive Approximation Register (SAR) analog-to-digital converters (10-bit and 12-bit).





Figure 17. ADC\_0 characteristic and error definitions

### 3.17.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as



**Figure 22. ADC\_1 characteristic and error definitions**

**Table 42. ADC\_1 conversion characteristics (12-bit ADC\_1)**

| Symbol         | C  | Parameter                                                                                       | Conditions <sup>1</sup> | Value          |     |                | Unit |
|----------------|----|-------------------------------------------------------------------------------------------------|-------------------------|----------------|-----|----------------|------|
|                |    |                                                                                                 |                         | Min            | Typ | Max            |      |
| $V_{SS\_ADC1}$ | SR | — Voltage on VSS_HV_ADC1 (ADC_1 reference) pin with respect to ground ( $V_{SS}$ ) <sup>2</sup> | —                       | -0.1           | —   | 0.1            | V    |
| $V_{DD\_ADC1}$ | SR | — Voltage on VDD_HV_ADC1 pin (ADC_1 reference) with respect to ground ( $V_{SS}$ )              | —                       | $V_{DD} - 0.1$ | —   | $V_{DD} + 0.1$ | V    |



**Table 42. ADC\_1 conversion characteristics (12-bit ADC\_1) (continued)**

| Symbol            |    | C                      | Parameter                                                    | Conditions <sup>1</sup>                                                |                               | Value |     |     | Unit |
|-------------------|----|------------------------|--------------------------------------------------------------|------------------------------------------------------------------------|-------------------------------|-------|-----|-----|------|
|                   |    |                        |                                                              |                                                                        |                               | Min   | Typ | Max |      |
| I <sub>INJ</sub>  | SR | —                      | Input current Injection                                      | Current injection on one ADC_1 input, different from the converted one | V <sub>DD</sub> = 3.3 V ± 10% | −5    | —   | 5   | mA   |
|                   |    |                        |                                                              |                                                                        | V <sub>DD</sub> = 5.0 V ± 10% | −5    | —   | 5   |      |
| INLP              | CC | T                      | Absolute Integral non-linearity-Precise channels             | No overload                                                            |                               | —     | 1   | 3   | LSB  |
| INLX              | CC | T                      | Absolute Integral non-linearity-Extended channels            | No overload                                                            |                               | —     | 1.5 | 5   | LSB  |
| DNL               | CC | T                      | Absolute Differential non-linearity                          | No overload                                                            |                               | —     | 0.5 | 1   | LSB  |
| OFS               | CC | T                      | Absolute Offset error                                        | —                                                                      |                               | —     | 2   | —   | LSB  |
| GNE               | CC | T                      | Absolute Gain error                                          | —                                                                      |                               | —     | 2   | —   | LSB  |
| TUEP <sup>7</sup> | CC | P                      | Total Unadjusted Error for precise channels, input only pins | Without current injection                                              |                               | −6    | —   | 6   | LSB  |
|                   |    | With current injection |                                                              | −8                                                                     | —                             | 8     |     |     |      |
| TUEX <sup>7</sup> | CC | T                      | Total Unadjusted Error for extended channel                  | Without current injection                                              |                               | −10   | —   | 10  | LSB  |
|                   |    | With current injection |                                                              | −12                                                                    | —                             | 12    |     |     |      |

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = –40 to 125 °C, unless otherwise specified

<sup>2</sup> Analog and digital V<sub>SS</sub> **must** be common (to be tied together externally).

<sup>3</sup> V<sub>AINx</sub> may exceed V<sub>SS\_ADC1</sub> and V<sub>DD\_ADC1</sub> limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFFF.

<sup>4</sup> During the sample time the input capacitance C<sub>S</sub> can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>ADC1\_S</sub>. After the end of the sample time t<sub>ADC1\_S</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>ADC1\_S</sub> depend on programming.

<sup>5</sup> This parameter does not include the sample time t<sub>ADC1\_S</sub>, but only the time for determining the digital result and the time to load the result's register with the conversion result.


<sup>6</sup> Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.

<sup>7</sup> Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

**Table 43. On-chip peripherals current consumption<sup>1</sup> (continued)**


| Symbol                    | C  | Parameter                                            | Conditions              |                                                    | Value                     | Unit |
|---------------------------|----|------------------------------------------------------|-------------------------|----------------------------------------------------|---------------------------|------|
|                           |    |                                                      |                         |                                                    | Typ                       |      |
| I <sub>DD_HV_ADC1</sub>   | CC | ADC_1 supply current on V <sub>DD_HV_ADC1</sub>      | V <sub>DD</sub> = 5.5 V | Analog static consumption (no conversion)          | 300 * f <sub>periph</sub> | μA   |
|                           |    |                                                      | V <sub>DD</sub> = 5.5 V | Analog dynamic consumption (continuous conversion) | 4                         | mA   |
| I <sub>DD_HV(FLASH)</sub> | CC | CFlash + DFlash supply current on V <sub>DD_HV</sub> | V <sub>DD</sub> = 5.5 V | —                                                  | 12                        | mA   |
| I <sub>DD_BV(PLL)</sub>   | CC | PLL supply current on V <sub>DD_BV</sub>             | V <sub>DD</sub> = 5.5 V | —                                                  | 2.5                       | mA   |

<sup>1</sup> Operating conditions: T<sub>A</sub> = 25 °C, f<sub>periph</sub> = 8 MHz to 64 MHz




Note: Numbers shown reference [Table 44](#).

**Figure 26. DSPI classic SPI timing — slave, CPHA = 1**




Note: Numbers shown reference [Table 44](#).

**Figure 27. DSPI modified transfer format timing — master, CPHA = 0**



Note: Numbers shown reference [Table 44](#).

**Figure 30. DSPI modified transfer format timing — slave, CPHA = 1**



Note: Numbers shown reference [Table 44](#).

**Figure 31. DSPI PCS strobe ( $\overline{\text{PCSS}}$ ) timing**


### 3.18.3 JTAG characteristics

**Table 45. JTAG characteristics**

| No. | Symbol            | C  | Parameter        | Value |     |     | Unit |
|-----|-------------------|----|------------------|-------|-----|-----|------|
|     |                   |    |                  | Min   | Typ | Max |      |
| 1   | $t_{\text{JCYC}}$ | CC | D TCK cycle time | 64    | —   | —   | ns   |
| 2   | $t_{\text{TDis}}$ | CC | D TDI setup time | 15    | —   | —   | ns   |
| 3   | $t_{\text{TDIH}}$ | CC | D TDI hold time  | 5     | —   | —   | ns   |

**Table 45. JTAG characteristics (continued)**

| No. | Symbol     | C  | Parameter | Value                  |     |     | Unit |
|-----|------------|----|-----------|------------------------|-----|-----|------|
|     |            |    |           | Min                    | Typ | Max |      |
| 4   | $t_{TMSS}$ | CC | D         | TMS setup time         | 15  | —   | ns   |
| 5   | $t_{TMSH}$ | CC | D         | TMS hold time          | 5   | —   | ns   |
| 6   | $t_{TDOV}$ | CC | D         | TCK low to TDO valid   | —   | —   | 33   |
| 7   | $t_{TDOI}$ | CC | D         | TCK low to TDO invalid | 6   | —   | ns   |



**Figure 32. Timing diagram — JTAG boundary scan**