



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	149
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 29x10b, 5x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5606bk0mlu6r">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5606bk0mlu6r</a>

Figure 4 shows the MPC5606BK in the 100 LQFP package.




Figure 4. 100 LQFP pinout

## 2.2 Pin muxing

Table 2 defines the pin list and muxing for this device.

Each entry of Table 2 shows all the possible configurations for each pin, via the alternate functions. The default function assigned to each pin after reset is indicated by AF0.

**Table 2. Functional port pins**

Port pin	PCR register	Alternate function <sup>1</sup>	Function	Peripheral	I/O direction	Pad type <sup>2</sup>	RESET config. <sup>3</sup>	Pin number		
								100 LQFP	144 LQFP	176 LQFP
<b>Port A</b>										
PA[0]	PCR[0]	AF0 AF1 AF2 AF3 —	GPIO[0] E0UC[0] CLKOUT E0UC[13] WKUP[19] <sup>4</sup>	SIUL eMIOS_0 MC_CGM eMIOS_0 WKUP	I/O I/O O I/O I	M	Tristate	12	16	24
PA[1]	PCR[1]	AF0 AF1 AF2 AF3 —	GPIO[1] E0UC[1] NMI <sup>5</sup> — WKUP[2] <sup>4</sup>	SIUL eMIOS_0 WKUP — WKUP	I/O I/O I — I	S	Tristate	7	11	19
PA[2]	PCR[2]	AF0 AF1 AF2 AF3 —	GPIO[2] E0UC[2] — MA[2] WKUP[3] <sup>4</sup>	SIUL eMIOS_0 — ADC_0 WKUP	I/O I/O — O I	S	Tristate	5	9	17
PA[3]	PCR[3]	AF0 AF1 AF2 AF3 — —	GPIO[3] E0UC[3] LIN5TX CS4_1 EIRQ[0] ADC1_S[0]	SIUL eMIOS_0 LINFlex_5 DSPI_1 SIUL ADC_1	I/O I/O O O I I	J	Tristate	68	90	114
PA[4]	PCR[4]	AF0 AF1 AF2 AF3 — —	GPIO[4] E0UC[4] — CS0_1 LIN5RX WKUP[9] <sup>4</sup>	SIUL eMIOS_0 — DSPI_1 LINFlex_5 WKUP	I/O I/O — I/O I I	S	Tristate	29	43	51
PA[5]	PCR[5]	AF0 AF1 AF2 AF3 —	GPIO[5] E0UC[5] LIN4TX —	SIUL eMIOS_0 LINFlex_4 —	I/O I/O O —	M	Tristate	79	118	146
PA[6]	PCR[6]	AF0 AF1 AF2 AF3 — —	GPIO[6] E0UC[6] — CS1_1 EIRQ[1] LIN4RX	SIUL eMIOS_0 — DSPI_1 SIUL LINFlex_4	I/O I/O — O I I	S	Tristate	80	119	147

**Table 2. Functional port pins (continued)**

Port pin	PCR register	Alternate function <sup>1</sup>	Function	Peripheral	I/O direction	Pad type <sup>2</sup>	RESET config. <sup>3</sup>	Pin number		
								100 LQFP	144 LQFP	176 LQFP
PB[13]	PCR[29]	AF0 AF1 AF2 AF3 —	GPIO[29] E0UC[5] — CS2_0 ADC0_X[1]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	J	Tristate	63	85	103
PB[14]	PCR[30]	AF0 AF1 AF2 AF3 —	GPIO[30] E0UC[6] — CS3_0 ADC0_X[2]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	J	Tristate	65	87	105
PB[15]	PCR[31]	AF0 AF1 AF2 AF3 —	GPIO[31] E0UC[7] — CS4_0 ADC0_X[3]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	J	Tristate	67	89	107
<b>Port C</b>										
PC[0] <sup>8</sup>	PCR[32]	AF0 AF1 AF2 AF3	GPIO[32] — TDI —	SIUL — JTAGC —	I/O — I —	M	Input, weak pull-up	87	126	154
PC[1] <sup>8</sup>	PCR[33]	AF0 AF1 AF2 AF3	GPIO[33] — TDO —	SIUL — JTAGC —	I/O — O —	F <sup>9</sup>	Tristate	82	121	149
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 CAN4TX DEBUG[0] EIRQ[5]	SIUL DSPI_1 FlexCAN_4 SSCM SIUL	I/O I/O O O I	M	Tristate	78	117	145
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 — — —	GPIO[35] CS0_1 MA[0] DEBUG[1] EIRQ[6] CAN1RX CAN4RX	SIUL DSPI_1 ADC_0 SSCM SIUL FlexCAN_1 FlexCAN_4	I/O I/O O O I — —	S	Tristate	77	116	144
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 — — —	GPIO[36] E1UC[31] — DEBUG[2] EIRQ[18] SIN_1 CAN3RX	SIUL eMIOS_1 — SSCM SIUL DSPI_1 FlexCAN_3	I/O I/O — O I — I	M	Tristate	92	131	159

**Table 2. Functional port pins (continued)**

Port pin	PCR register	Alternate function <sup>1</sup>	Function	Peripheral	I/O direction	Pad type <sup>2</sup>	RESET config. <sup>3</sup>	Pin number		
								100 LQFP	144 LQFP	176 LQFP
PC[5]	PCR[37]	AF0 AF1 AF2 AF3 —	GPIO[37] SOUT_1 CAN3TX DEBUG[3] EIRQ[7]	SIUL DSPI_1 FlexCAN_3 SSCM SIUL	I/O O O O I	M	Tristate	91	130	158
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX E1UC[28] DEBUG[4]	SIUL LINFlex_1 eMIOS_1 SSCM	I/O O I/O O	S	Tristate	25	36	44
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 — —	GPIO[39] — E1UC[29] DEBUG[5] LIN1RX WKUP[12] <sup>4</sup>	SIUL — eMIOS_1 SSCM LINFlex_1 WKUP	I/O — I/O O — I	S	Tristate	26	37	45
PC[8]	PCR[40]	AF0 AF1 AF2 AF3	GPIO[40] LIN2TX E0UC[3] DEBUG[6]	SIUL LINFlex_2 eMIOS_0 SSCM	I/O O I/O O	S	Tristate	99	143	175
PC[9]	PCR[41]	AF0 AF1 AF2 AF3 — —	GPIO[41] — E0UC[7] DEBUG[7] WKUP[13] <sup>4</sup> LIN2RX	SIUL — eMIOS_0 SSCM WKUP LINFlex_2	I/O — I/O O — I	S	Tristate	2	2	2
PC[10]	PCR[42]	AF0 AF1 AF2 AF3	GPIO[42] CAN1TX CAN4TX MA[1]	SIUL FlexCAN_1 FlexCAN_4 ADC_0	I/O O O O	M	Tristate	22	28	36
PC[11]	PCR[43]	AF0 AF1 AF2 AF3 — — —	GPIO[43] — — MA[2] WKUP[5] <sup>4</sup> CAN1RX CAN4RX	SIUL — — ADC_0 WKUP FlexCAN_1 FlexCAN_4	I/O — — O — — I	S	Tristate	21	27	35
PC[12]	PCR[44]	AF0 AF1 AF2 AF3 — —	GPIO[44] E0UC[12] — — EIRQ[19] SIN_2	SIUL eMIOS_0 — — SIUL DSPI_2	I/O I/O — — I I	M	Tristate	97	141	173
PC[13]	PCR[45]	AF0 AF1 AF2 AF3	GPIO[45] E0UC[13] SOUT_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O O —	S	Tristate	98	142	174

**Table 2. Functional port pins (continued)**

Port pin	PCR register	Alternate function <sup>1</sup>	Function	Peripheral	I/O direction	Pad type <sup>2</sup>	RESET config. <sup>3</sup>	Pin number		
								100 LQFP	144 LQFP	176 LQFP
PE[14]	PCR[78]	AF0 AF1 AF2 AF3 —	GPIO[78] SCK_2 E1UC[21] — EIRQ[12]	SIUL DSPI_2 eMIOS_1 — SIUL	I/O I/O I/O — I	S	Tristate	—	112	136
PE[15]	PCR[79]	AF0 AF1 AF2 AF3	GPIO[79] CS0_2 E1UC[22] —	SIUL DSPI_2 eMIOS_1 —	I/O I/O I/O —	M	Tristate	—	113	137
<b>Port F</b>										
PF[0]	PCR[80]	AF0 AF1 AF2 AF3 —	GPIO[80] E0UC[10] CS3_1 — ADC0_S[8]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O — I	J	Tristate	—	55	63
PF[1]	PCR[81]	AF0 AF1 AF2 AF3 —	GPIO[81] E0UC[11] CS4_1 — ADC0_S[9]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O — I	J	Tristate	—	56	64
PF[2]	PCR[82]	AF0 AF1 AF2 AF3 —	GPIO[82] E0UC[12] CS0_2 — ADC0_S[10]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — I	J	Tristate	—	57	65
PF[3]	PCR[83]	AF0 AF1 AF2 AF3 —	GPIO[83] E0UC[13] CS1_2 — ADC0_S[11]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — I	J	Tristate	—	58	66
PF[4]	PCR[84]	AF0 AF1 AF2 AF3 —	GPIO[84] E0UC[14] CS2_2 — ADC0_S[12]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — I	J	Tristate	—	59	67
PF[5]	PCR[85]	AF0 AF1 AF2 AF3 —	GPIO[85] E0UC[22] CS3_2 — ADC0_S[13]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — I	J	Tristate	—	60	68
PF[6]	PCR[86]	AF0 AF1 AF2 AF3 —	GPIO[86] E0UC[23] CS1_1 — ADC0_S[14]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O — I	J	Tristate	—	61	69

**Table 2. Functional port pins (continued)**

Port pin	PCR register	Alternate function <sup>1</sup>	Function	Peripheral	I/O direction	Pad type <sup>2</sup>	RESET config. <sup>3</sup>	Pin number		
								100 LQFP	144 LQFP	176 LQFP
PF[15]	PCR[95]	AF0 AF1 AF2 AF3 — — —	GPIO[95] E1UC[4] — — EIRQ[13] CAN1RX CAN4RX	SIUL eMIOS_1 — — SIUL FlexCAN_1 FlexCAN_4	I/O I/O — — I — —	S	Tristate	—	101	125
<b>Port G</b>										
PG[0]	PCR[96]	AF0 AF1 AF2 AF3	GPIO[96] CAN5TX E1UC[23] —	SIUL FlexCAN_5 eMIOS_1 —	I/O O I/O —	M	Tristate	—	98	122
PG[1]	PCR[97]	AF0 AF1 AF2 AF3 — —	GPIO[97] — E1UC[24] — EIRQ[14] CAN5RX	SIUL — eMIOS_1 — SIUL FlexCAN_5	I/O — I/O — I —	S	Tristate	—	97	121
PG[2]	PCR[98]	AF0 AF1 AF2 AF3	GPIO[98] E1UC[11] SOUT_3 —	SIUL eMIOS_1 DSPI_3 —	I/O I/O O —	M	Tristate	—	8	16
PG[3]	PCR[99]	AF0 AF1 AF2 AF3 —	GPIO[99] E1UC[12] CS0_3 — WKUP[17] <sup>4</sup>	SIUL eMIOS_1 DSPI_3 — WKUP	I/O I/O O — I	S	Tristate	—	7	15
PG[4]	PCR[100]	AF0 AF1 AF2 AF3	GPIO[100] E1UC[13] SCK_3 —	SIUL eMIOS_1 DSPI_3 —	I/O I/O I/O —	M	Tristate	—	6	14
PG[5]	PCR[101]	AF0 AF1 AF2 AF3 — —	GPIO[101] E1UC[14] — — WKUP[18] <sup>4</sup> SIN_3	SIUL eMIOS_1 — — WKUP DSPI_3	I/O I/O — — I —	S	Tristate	—	5	13
PG[6]	PCR[102]	AF0 AF1 AF2 AF3	GPIO[102] E1UC[15] LIN6TX —	SIUL eMIOS_1 LINFlex_6 —	I/O I/O O —	M	Tristate	—	30	38

**Table 2. Functional port pins (continued)**

Port pin	PCR register	Alternate function <sup>1</sup>	Function	Peripheral	I/O direction	Pad type <sup>2</sup>	RESET config. <sup>3</sup>	Pin number		
								100 LQFP	144 LQFP	176 LQFP
PH[0]	PCR[112]	AF0 AF1 AF2 AF3 —	GPIO[112] E1UC[2] — — SIN_1	SIUL eMIOS_1 — — DSPI_1	I/O I/O — — I	M	Tristate	—	93	117
PH[1]	PCR[113]	AF0 AF1 AF2 AF3	GPIO[113] E1UC[3] SOUT_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O O —	M	Tristate	—	94	118
PH[2]	PCR[114]	AF0 AF1 AF2 AF3	GPIO[114] E1UC[4] SCK_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O —	M	Tristate	—	95	119
PH[3]	PCR[115]	AF0 AF1 AF2 AF3	GPIO[115] E1UC[5] CS0_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O —	M	Tristate	—	96	120
PH[4]	PCR[116]	AF0 AF1 AF2 AF3	GPIO[116] E1UC[6] — —	SIUL eMIOS_1 — —	I/O I/O — —	M	Tristate	—	134	162
PH[5]	PCR[117]	AF0 AF1 AF2 AF3	GPIO[117] E1UC[7] — —	SIUL eMIOS_1 — —	I/O I/O — —	S	Tristate	—	135	163
PH[6]	PCR[118]	AF0 AF1 AF2 AF3	GPIO[118] E1UC[8] — MA[2]	SIUL eMIOS_1 — ADC_0	I/O I/O — O	M	Tristate	—	136	164
PH[7]	PCR[119]	AF0 AF1 AF2 AF3	GPIO[119] E1UC[9] CS3_2 MA[1]	SIUL eMIOS_1 DSPI_2 ADC_0	I/O I/O O O	M	Tristate	—	137	165
PH[8]	PCR[120]	AF0 AF1 AF2 AF3	GPIO[120] E1UC[10] CS2_2 MA[0]	SIUL eMIOS_1 DSPI_2 ADC_0	I/O I/O O O	M	Tristate	—	138	166
PH[9] <sup>8</sup>	PCR[121]	AF0 AF1 AF2 AF3	GPIO[121] — TCK —	SIUL — JTAGC —	I/O — I —	S	Input, weak pull-up	88	127	155
PH[10] <sup>8</sup>	PCR[122]	AF0 AF1 AF2 AF3	GPIO[122] — TMS —	SIUL — JTAGC —	I/O — I —	M	Input, weak pull-up	81	120	148

### 3.2.3 NVUSRO[WATCHDOG\_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG\_EN bit value. Table 7 shows how NVUSRO[WATCHDOG\_EN] controls the device configuration.

**Table 7. WATCHDOG\_EN field description<sup>1</sup>**

Value <sup>2</sup>	Description
0	Disable after reset
1	Enable after reset

<sup>1</sup> See the *MPC5606BK Microcontroller Reference Manual* for more information on the NVUSRO register.

<sup>2</sup> The default manufacturing value is '1'. This value can be programmed by the customer in Shadow Flash.

## 3.3 Absolute maximum ratings

**Table 8. Absolute maximum ratings**

Symbol	Parameter	Conditions	Value		Unit
			Min	Max	
V <sub>SS</sub>	SR	Digital ground on VSS_HV pins	—	0	V
V <sub>DD</sub>	SR	Voltage on VDD_HV pins with respect to ground (V <sub>SS</sub> )	—	-0.3	V
V <sub>SS_LV</sub>	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> )	—	V <sub>SS</sub> - 0.1	V
V <sub>DD_BV</sub>	SR	Voltage on VDD_BV pin (regulator supply) with respect to ground (V <sub>SS</sub> )	—	-0.3	V
			Relative to V <sub>DD</sub>	-0.3	V <sub>DD</sub> + 0.3
V <sub>SS_ADC</sub>	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V <sub>SS</sub> )	—	V <sub>SS</sub> - 0.1	V
V <sub>DD_ADC</sub>	SR	Voltage on VDD_HV_ADC0, VDD_HV_ADC1 (ADC reference) with respect to ground (V <sub>SS</sub> )	—	-0.3	V
			Relative to V <sub>DD</sub>	V <sub>DD</sub> - 0.3	V <sub>DD</sub> + 0.3
V <sub>IN</sub>	SR	Voltage on any GPIO pin with respect to ground (V <sub>SS</sub> )	—	-0.3	V
			Relative to V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3
I <sub>INJPAD</sub>	SR	Injected input current on any pin during overload condition	—	-10	mA
I <sub>INJSUM</sub>	SR	Absolute sum of all injected input currents during overload condition	—	-50	mA
I <sub>AVGSEG</sub>	SR	Sum of all the static I/O current within a supply segment	V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	—	70
			V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	—	64
T <sub>STORAGE</sub>	SR	Storage temperature	—	-55	°C

**Table 9. Recommended operating conditions (3.3 V) (continued)**

Symbol	Parameter	Conditions	Value		Unit
			Min	Max	
T <sub>A</sub> C-Grade Part	SR	Ambient temperature under bias	f <sub>CPU</sub> < 64 MHz <sup>8</sup>	-40	85
T <sub>J</sub> C-Grade Part	SR	Junction temperature under bias	—	-40	110
T <sub>A</sub> V-Grade Part	SR	Ambient temperature under bias	f <sub>CPU</sub> < 64 MHz <sup>8</sup>	-40	105
T <sub>J</sub> V-Grade Part	SR	Junction temperature under bias	—	-40	130
T <sub>A</sub> M-Grade Part	SR	Ambient temperature under bias	f <sub>CPU</sub> < 64 MHz <sup>8</sup>	-40	125
T <sub>J</sub> M-Grade Part	SR	Junction temperature under bias	—	-40	150

<sup>1</sup> 100 nF capacitance needs to be provided between each V<sub>DD</sub>/V<sub>SS</sub> pair.

<sup>2</sup> 330 nF capacitance needs to be provided between each V<sub>DD\_LV</sub>/V<sub>SS\_LV</sub> supply pair.

<sup>3</sup> 470 nF capacitance needs to be provided between V<sub>DD\_BV</sub> and the nearest V<sub>SS\_LV</sub> (higher value may be needed depending on external regulator characteristics). Supply ramp slope on VDD\_BV should always be faster or equal to slope of VDD\_HV. Otherwise, device may enter regulator bypass mode if slope on VDD\_BV is slower.

<sup>4</sup> 100 nF capacitance needs to be provided between V<sub>DD\_ADC</sub>/V<sub>SS\_ADC</sub> pair.

<sup>5</sup> Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/O DC electrical specification may not be guaranteed. When voltage drops below V<sub>LVDHVL</sub>, the device is reset.

<sup>6</sup> Guaranteed by device validation

<sup>7</sup> Minimum value of TV<sub>DD</sub> must be guaranteed until V<sub>DD</sub> reaches 2.6 V (maximum value of V<sub>PORH</sub>).

<sup>8</sup> This frequency includes the 4% frequency modulation guard band.

**Table 10. Recommended operating conditions (5.0 V)**

Symbol	Parameter	Conditions	Value		Unit
			Min	Max	
V <sub>SS</sub>	SR	Digital ground on VSS_HV pins	—	0	0
V <sub>DD</sub> <sup>1</sup>	SR	Voltage on VDD_HV pins with respect to ground (V <sub>SS</sub> )	—	4.5	5.5
			Voltage drop <sup>2</sup>	3.0	5.5
V <sub>SS_LV</sub> <sup>3</sup>	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> )	—	V <sub>SS</sub> - 0.1	V <sub>SS</sub> + 0.1
V <sub>DD_BV</sub> <sup>4</sup>	SR	Voltage on VDD_BV pin (regulator supply) with respect to ground (V <sub>SS</sub> )	—	4.5	5.5
			Voltage drop <sup>2</sup>	3.0	5.5
			Relative to V <sub>DD</sub>	3.0	V <sub>DD</sub> + 0.1
V <sub>SS_ADC</sub>	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V <sub>SS</sub> )	—	V <sub>SS</sub> - 0.1	V <sub>SS</sub> + 0.1

**Table 10. Recommended operating conditions (5.0 V) (continued)**

Symbol	Parameter	Conditions	Value		Unit
			Min	Max	
$V_{DD\_ADC}^5$	SR	Voltage on $V_{DD\_HV\_ADC0}$ , $V_{DD\_HV\_ADC1}$ (ADC reference) with respect to ground ( $V_{SS}$ )	—	4.5	5.5
			Voltage drop <sup>2</sup>	3.0	5.5
			Relative to $V_{DD}$	$V_{DD} - 0.1$	$V_{DD} + 0.1$
$V_{IN}$	SR	Voltage on any GPIO pin with respect to ground ( $V_{SS}$ )	—	$V_{SS} - 0.1$	—
			Relative to $V_{DD}$	—	$V_{DD} + 0.1$
$I_{INJPAD}$	SR	Injected input current on any pin during overload condition	—	-5	5
$I_{INJSUM}$	SR	Absolute sum of all injected input currents during overload condition	—	-50	50
$TV_{DD}$	SR	$V_{DD}$ slope to ensure correct power up <sup>6</sup>	—	$3.0^7$	0.25 V/ $\mu$ s
$T_A$ C-Grade Part	SR	Ambient temperature under bias	$f_{CPU} < 64 \text{ MHz}^8$	-40	85
$T_J$ C-Grade Part	SR	Junction temperature under bias	—	-40	110
$T_A$ V-Grade Part	SR	Ambient temperature under bias	$f_{CPU} < 64 \text{ MHz}^8$	-40	105
$T_J$ V-Grade Part	SR	Junction temperature under bias	—	-40	130
$T_A$ M-Grade Part	SR	Ambient temperature under bias	$f_{CPU} < 64 \text{ MHz}^8$	-40	125
$T_J$ M-Grade Part	SR	Junction temperature under bias	—	-40	150

<sup>1</sup> 100 nF capacitance needs to be provided between each  $V_{DD}/V_{SS}$  pair.

<sup>2</sup> Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.0 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.

<sup>3</sup> 330 nF capacitance needs to be provided between each  $V_{DD\_LV}/V_{SS\_LV}$  supply pair.

<sup>4</sup> 470 nF capacitance needs to be provided between  $V_{DD\_BV}$  and the nearest  $V_{SS\_LV}$  (higher value may be needed depending on external regulator characteristics). While the supply voltage ramps up, the slope on  $V_{DD\_BV}$  should be less than  $0.9V_{DD\_HV}$  in order to ensure the device does not enter regulator bypass mode.

<sup>5</sup> 100 nF capacitance needs to be provided between  $V_{DD\_ADC}/V_{SS\_ADC}$  pair.

<sup>6</sup> Guaranteed by device validation. Please refer to [Section 3.5.1, External ballast resistor recommendations](#) for minimum  $V_{DD}$  slope to be guaranteed to ensure correct power up in case of external resistor usage.

<sup>7</sup> Minimum value of  $TV_{DD}$  must be guaranteed until  $V_{DD}$  reaches 2.6 V (maximum value of  $V_{PORH}$ ).

<sup>8</sup> This frequency includes the 4% frequency modulation guard band.

## NOTE

RAM data retention is guaranteed with  $V_{DD\_LV}$  not below 1.08 V.

**Table 19. I/O consumption (continued)**

Symbol	C	Parameter	Conditions <sup>1</sup>			Value			Unit		
			Min	Typ	Max						
$I_{RMSFST}$	CC	D	Root medium square I/O current for FAST configuration	$C_L = 25 \text{ pF}, 40 \text{ MHz}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 0$	—	—	22	mA		
				$C_L = 25 \text{ pF}, 64 \text{ MHz}$		—	—	33			
				$C_L = 100 \text{ pF}, 40 \text{ MHz}$		—	—	56			
				$C_L = 25 \text{ pF}, 40 \text{ MHz}$	$V_{DD} = 3.3 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 1$	—	—	14			
				$C_L = 25 \text{ pF}, 64 \text{ MHz}$		—	—	20			
				$C_L = 100 \text{ pF}, 40 \text{ MHz}$		—	—	35			
$I_{AVGSEG}$	SR	D	Sum of all the static I/O current within a supply segment	$V_{DD} = 5.0 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 0$			—	—	70	mA	
				$V_{DD} = 3.3 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 1$			—	—	65		

<sup>1</sup>  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125^\circ\text{C}$ , unless otherwise specified

<sup>2</sup> Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 20 provides the weight of concurrent switching I/Os.

In order to ensure device functionality, the sum of the weight of concurrent switching I/Os on a single segment should remain below the 100%.

**Table 20. I/O weight<sup>1</sup>**

Supply segment			Pad	176 LQFP				144/100 LQFP			
				Weight 5 V		Weight 3.3 V		Weight 5 V		Weight 3.3 V	
				SRC <sup>2</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
6	4	4	PB[3]	5%	—	6%	—	13%	—	15%	—
				4%	—	5%	—	13%	—	15%	—
				4%	—	4%	—	13%	—	15%	—
				3%	4%	4%	4%	12%	18%	15%	16%
	—	—	PJ[4]	3%	4%	3%	3%	—	—	—	—

**Table 20. I/O weight<sup>1</sup> (continued)**

Supply segment			Pad	176 LQFP				144/100 LQFP			
				Weight 5 V		Weight 3.3 V		Weight 5 V		Weight 3.3 V	
				SRC <sup>2</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
176 LQFP	144 LQFP	100 LQFP									
2	1	—	PG[9]	9%	—	10%	—	9%	—	10%	—
		—	PG[8]	9%	—	11%	—	9%	—	11%	—
		1	PC[11]	9%	—	11%	—	9%	—	11%	—
			PC[10]	9%	13%	11%	12%	9%	13%	11%	12%
		—	PG[7]	9%	—	11%	—	9%	—	11%	—
		—	PG[6]	10%	14%	11%	12%	10%	14%	11%	12%
		1	PB[0]	10%	14%	12%	12%	10%	14%	12%	12%
			PB[1]	10%	—	12%	—	10%	—	12%	—
		—	PF[9]	10%	—	12%	—	10%	—	12%	—
		—	PF[8]	10%	14%	12%	13%	10%	14%	12%	13%
		—	PF[12]	10%	15%	12%	13%	10%	15%	12%	13%
		1	PC[6]	10%	—	12%	—	10%	—	12%	—
			PC[7]	10%	—	12%	—	10%	—	12%	—
		—	PF[10]	10%	14%	11%	12%	10%	14%	11%	12%
		—	PF[11]	9%	—	11%	—	9%	—	11%	—
		1	PA[15]	8%	12%	10%	10%	8%	12%	10%	10%
		—	PF[13]	8%	—	10%	—	8%	—	10%	—
		1	PA[14]	8%	11%	9%	10%	8%	11%	9%	10%
			PA[4]	7%	—	9%	—	7%	—	9%	—
			PA[13]	7%	10%	8%	9%	7%	10%	8%	9%
			PA[12]	7%	—	8%	—	7%	—	8%	—

**Table 20. I/O weight<sup>1</sup> (continued)**

Supply segment			Pad	176 LQFP				144/100 LQFP			
				Weight 5 V		Weight 3.3 V		Weight 5 V		Weight 3.3 V	
				SRC <sup>2</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
176 LQFP	144 LQFP	100 LQFP									
6	4	4	PC[0]	6%	9%	7%	8%	7%	10%	8%	8%
			PH[9]	7%	—	8%	—	7%	—	9%	—
			PE[2]	7%	10%	8%	9%	8%	11%	9%	10%
			PE[3]	7%	10%	9%	9%	8%	12%	10%	10%
			PC[5]	7%	11%	9%	9%	8%	12%	10%	11%
			PC[4]	8%	11%	9%	10%	9%	13%	10%	11%
			PE[4]	8%	11%	9%	10%	9%	13%	11%	12%
			PE[5]	8%	11%	10%	10%	9%	14%	11%	12%
			—	PH[4]	8%	12%	10%	10%	10%	14%	12%
			—	PH[5]	8%	—	10%	—	10%	—	12%
			—	PH[6]	8%	12%	10%	11%	10%	15%	12%
			—	PH[7]	9%	12%	10%	11%	11%	15%	13%
			—	PH[8]	9%	12%	10%	11%	11%	16%	13%
		4	PE[6]	9%	12%	10%	11%	11%	16%	13%	14%
			PE[7]	9%	12%	10%	11%	11%	16%	14%	14%
	—	—	PI[3]	9%	—	10%	—	—	—	—	—
	—	—	PI[2]	9%	—	10%	—	—	—	—	—
	—	—	PI[1]	9%	—	10%	—	—	—	—	—
	—	—	PI[0]	9%	—	10%	—	—	—	—	—
	4	4	PC[12]	8%	12%	10%	11%	12%	18%	15%	16%
			PC[13]	8%	—	10%	—	13%	—	15%	—
			PC[8]	8%	—	10%	—	13%	—	15%	—
			PB[2]	8%	11%	9%	10%	13%	18%	15%	16%

<sup>1</sup>  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40 \text{ to } 125 \text{ }^\circ\text{C}$ , unless otherwise specified

<sup>2</sup> SRC is the Slew Rate Control bit in SIU\_PCRx

### 3.7 RESET electrical characteristics

The device implements a dedicated bidirectional **RESET** pin.

- <sup>4</sup> Higher current may be sunk by device during power-up and standby exit. Please refer to inrush current in [Table 22](#).
- <sup>5</sup> RUN current measured with typical application with accesses on both Flash and RAM.
- <sup>6</sup> Only for the “P” classification: Data and Code Flash in Normal Power. Code fetched from RAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system clock (4 x Multiplier) peripherals on (eMIOs/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled.
- <sup>7</sup> Data Flash Power Down. Code Flash in Low Power. SIRC 128 kHz and FIRC 16 MHz on. 10 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but not reception or transmission), instances: 4, 5, 6 clocks gated. LINFlex: instances: 0, 1, 2 ON (clocked but not reception or transmission), instance: 3 to 9 clocks gated. eMIOs: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication), instance: 1 to 5 clocks gated. RTC/API ON. PIT ON. STM ON. ADC1 OFF. ADC0 ON but no conversion except two analog watchdogs.
- <sup>8</sup> Only for the “P” classification: No clock, FIRC 16 MHz off, SIRC 128 kHz on, PLL off, HPvreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
- <sup>9</sup> Only for the “P” classification: ULPreg on, HP/LPVreg off, 32 KB RAM on, device configured for minimum consumption, all possible modules switched off.
- <sup>10</sup> ULPreg on, HP/LPVreg off, 8 KB RAM on, device configured for minimum consumption, all possible modules switched off.


## 3.10 Flash memory electrical characteristics

### 3.10.1 Program/erase characteristics

[Table 25](#) shows the program and erase characteristics.

**Table 25. Program and erase specifications**


Symbol	C	Parameter	Conditions	Value				Unit
				Min	Typ <sup>1</sup>	Initial max <sup>2</sup>	Max <sup>3</sup>	
$T_{dwprogram}$	CC	Double word (64 bits) program time <sup>4</sup>	Code Flash	—	18	50	500	$\mu s$
			Data Flash		22			
$T_{16Kperase}$		16 KB block preprogram and erase time	Code Flash	—	200	500	5000	ms
			Data Flash		300			
$T_{32Kperase}$		32 KB block preprogram and erase time	Code Flash	—	300	600	5000	ms
			Data Flash		400			
$T_{32Kperase}$		32 KB block preprogram and erase time for sector B0F4	Code Flash	—	600	1200	10000	ms
$T_{128Kperase}$		128 KB block preprogram and erase time	Code Flash	—	600	1300	7500	ms
			Data Flash		800			
$T_{128Kperase}$		128 KB block preprogram and erase time for sector B0F5	Code Flash	—	1200	2600	15000	ms
$T_{eslat}$	D	Erase Suspend Latency	—	—	—	30	30	$\mu s$
$T_{ESRT}$	C	Erase Suspend Request Rate	Code Flash	20	—	—	—	ms
			Data Flash	10	—	—	—	



**Figure 13. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics**

**Table 34. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics**

Symbol	C	Parameter	Conditions <sup>1</sup>	Value			Unit
				Min	Typ	Max	
f <sub>FXOSC</sub>	SR	—	Fast external crystal oscillator frequency	—	4.0	—	16.0 MHz
g <sub>m</sub> F <sub>XOSC</sub>	CC C	Fast external crystal oscillator transconductance	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 0	2.2	—	8.2	mA/V
	CC P		V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0 OSCILLATOR_MARGIN = 0	2.0	—	7.4	
	CC C		V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 1	2.7	—	9.7	
	CC C		V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0 OSCILLATOR_MARGIN = 1	2.5	—	9.2	
V <sub>FXOSC</sub>	CC T	Oscillation amplitude at EXTAL	f <sub>OSC</sub> = 4 MHz, OSCILLATOR_MARGIN = 0	1.3	—	—	V
	CC T		f <sub>OSC</sub> = 16 MHz, OSCILLATOR_MARGIN = 1	1.3	—	—	
V <sub>FXOSCOP</sub>	CC P	Oscillation operating point	—	—	0.95	—	V
I <sub>FXOSC</sub> <sup>2</sup>	CC T	Fast external crystal oscillator consumption	—	—	2	3	mA



**Figure 16. Slow external crystal oscillator (32 kHz) electrical characteristics**

**Table 36. Slow external crystal oscillator (32 kHz) electrical characteristics**

Symbol	C	Parameter	Conditions <sup>1</sup>	Value			Unit
				Min	Typ	Max	
f <sub>SXOSC</sub>	SR	Slow external crystal oscillator frequency	—	32	32.768	40	kHz
V <sub>SXOSC</sub>	CC	T	Oscillation amplitude	—	—	2.1	—
I <sub>SXOSCBIAS</sub>	CC	T	Oscillation bias current	—	2.5		µA
I <sub>SXOSC</sub>	CC	T	Slow external crystal oscillator consumption	—	—	8	µA
T <sub>SXOSCSU</sub>	CC	T	Slow external crystal oscillator start-up time	—	—	2 <sup>2</sup>	s

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>2</sup> Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.

### 3.14 FMPLL electrical characteristics

The device provides a frequency modulated phase locked loop (FMPLL) module to generate a fast system clock from the FXOSC or FIRC sources.

**Table 37. FMPLL electrical characteristics**

Symbol	C	Parameter	Conditions <sup>1</sup>	Value			Unit
				Min	Typ	Max	
f <sub>PLLIN</sub>	SR	FMPLL reference clock <sup>2</sup>	—	4	—	64	MHz
Δ <sub>PLLIN</sub>	SR	FMPLL reference clock duty cycle <sup>2</sup>	—	40	—	60	%

**Table 41. ADC\_0 conversion characteristics (10-bit ADC\_0) (continued)**

Symbol	C	Parameter	Conditions <sup>1</sup>	Value			Unit
				Min	Typ	Max	
R <sub>SW1</sub>	CC	D	Internal resistance of analog source	—	—	3	kΩ
R <sub>SW2</sub>	CC	D	Internal resistance of analog source	—	—	2	kΩ
R <sub>AD</sub>	CC	D	Internal resistance of analog source	—	—	2	kΩ
I <sub>INJ</sub>	SR	—	Input current Injection	Current injection on one ADC_0 input, different from the converted one	V <sub>DD</sub> = 3.3 V ± 10% V <sub>DD</sub> = 5.0 V ± 10%	—5 —5	5 5
INL	CC	T	Absolute value for integral nonlinearity	No overload	—	0.5	1.5
DNL	CC	T	Absolute differential nonlinearity	No overload	—	0.5	1.0
OFS	CC	T	Absolute offset error	—	—	0.5	—
GNE	CC	T	Absolute gain error	—	—	0.6	—
TUEP	CC	P	Total unadjusted error <sup>7</sup> for precise channels, input only pins	Without current injection	—2	0.6	2
		T	With current injection	—3	—	3	
TUEX	CC	T	Total unadjusted error <sup>7</sup> for extended channel	Without current injection	—3	1	3
		T	With current injection	—4	—	4	

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = –40 to 125 °C, unless otherwise specified.

<sup>2</sup> Analog and digital V<sub>SS</sub> **must** be common (to be tied together externally).

<sup>3</sup> V<sub>AINx</sub> may exceed V<sub>SS\_ADC0</sub> and V<sub>DD\_ADC0</sub> limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0x3FF.

<sup>4</sup> Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.

<sup>5</sup> During the sample time the input capacitance C<sub>S</sub> can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>ADC0\_S</sub>. After the end of the sample time t<sub>ADC0\_S</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>ADC0\_S</sub> depend on programming.

<sup>6</sup> This parameter does not include the sample time t<sub>ADC0\_S</sub>, but only the time for determining the digital result and the time to load the result's register with the conversion result.

<sup>7</sup> Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

## 4 Package characteristics

### 4.1 Package mechanical data

#### 4.1.1 176 LQFP




Figure 33. 176 LQFP package mechanical drawing (Part 1 of 3)




Figure 34. 176 LQFP package mechanical drawing (Part 2 of 3)

## 6 Revision history

Table 46. Revision history

Revision	Date	Description of changes
1	22 Apr 2011	Initial release.
2	15 May 2013	<p>Changed device number to MPC5606BK.</p> <p>In <a href="#">Table 2 (Functional port pins)</a>, updated PA[11] AF2, PD[13] AF2, and PH[11] AF3 I/O direction to “I/O”.</p> <p>In <a href="#">Table 3 (Pad types)</a>, corrected “Fast” in the “S” row to “Slow.”</p> <p>In <a href="#">Table 5 (PAD3V5V field description)</a>, updated footnote 2.</p> <p>In <a href="#">Table 6 (OSCILLATOR_MARGIN field description)</a>, updated footnote 2.</p> <p>Inserted <a href="#">Section 3.2.3, NVUSRO[WATCHDOG_EN] field description</a>.</p> <p>In <a href="#">Table 8 (Absolute maximum ratings)</a>, <a href="#">Table 9 (Recommended operating conditions (3.3 V))</a>, and <a href="#">Table 10 (Recommended operating conditions (5.0 V))</a>, corrected the parameter description for <math>V_{DD\_ADC}</math> to “Voltage on VDD_HV_ADC0, VDD_HV_ADC1 (ADC reference) with respect to ground (<math>V_{SS}</math>)”</p> <p>In <a href="#">Section 3.6.1, I/O pad types bullet item</a>, removed Nexus reference.</p> <p>In <a href="#">Table 12 (I/O input DC electrical characteristics)</a>, added specifications for 85 °C.</p> <p>In <a href="#">Table 13 (I/O pull-up/pull-down DC electrical characteristics)</a>, <a href="#">Table 14 (SLOW configuration output buffer electrical characteristics)</a>, <a href="#">Table 15 (MEDIUM configuration output buffer electrical characteristics)</a>, and <a href="#">Table 16 (FAST configuration output buffer electrical characteristics)</a>, changed sentence in footnote 2 to “All pads but RESET are configured in input or in high impedance state.”</p> <p>In <a href="#">Table 15 (MEDIUM configuration output buffer electrical characteristics)</a>, for <math>V_{OL}</math>, changed <math>I_{OH}</math> to <math>I_{OL}</math>.</p> <p>Updated <a href="#">Table 20 (I/O weight)</a>.</p> <p>In <a href="#">Table 21 (Reset electrical characteristics)</a> changed sentence in footnote 4 to “All pads but RESET are configured in input or in high impedance state.”</p> <p>In <a href="#">Table 22 (Voltage regulator electrical characteristics)</a>, corrected the maximum value for <math>I_{DD\_BV}</math> in <a href="#">Table 22 (Voltage regulator electrical characteristics)</a> to 300 mA.</p> <p>In <a href="#">Table 23 (Low voltage monitor electrical characteristics)</a>, changed <math>V_{PORUP}</math> classification tag from “P” (Production testing guaranteed) to “D” (Design simulation). Changed <math>V_{LVDHV3BH}</math> classification tag from “P” (Production testing guaranteed) to “T” (Design characterization).</p> <p>In <a href="#">Table 23 (Low voltage monitor electrical characteristics)</a>, changed <math>V_{LVDHV3L}</math>, <math>V_{LVDHV3BL}</math> minimums from 2.7 V to 2.6 V.</p>