



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	149
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 29x10b, 5x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5606bk0vlu6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **1.3** Device comparison

Table 1 summarizes the functions of the blocks present on the MPC5606BK.

Feature		MPC5605BK			MPC5606BK			
Package	100 LQFP	144 LQFP	176 LQFP	100 LQFP	144 LQFP	176 LQFP		
СРИ			e200	)z0h	<u> </u>			
Execution speed <sup>2</sup>		Up to 64 MHz						
Code flash memory		768 KB			1 MB			
Data flash memory	64 (4 x 16) KB							
SRAM	64 KB 80 KB							
MPU			8-e	ntry				
eDMA	16 ch							
10-bit ADC		Yes						
dedicated <sup>3</sup>	7 ch	15 ch	29 ch	7 ch	15 ch	29 ch		
shared with 12-bit ADC	19 ch							
12-bit ADC			Ye	es				
dedicated <sup>4</sup>			5	ch				
shared with 10-bit ADC	19 ch							
Total timer I/O <sup>5</sup>	37 ch,	64	ch,	37 ch,	64	ch,		
	16-bit	16	-bit	16-bit	16-	·DIt		
			10	cn				
O(I)PWM / OPWFMB / OPWMCB / ICOC/			1	ch				
O(I)PWM / ICOC <sup>3</sup>	7 ch			14 ch				
OPWM / ICOC <sup>®</sup>	13 ch			33 ch	<u></u>			
SCI (LINFlex)	4	6	8	4	6	8		
SPI (DSPI)	3	5	6	3	5	6		
CAN (FlexCAN)	6							
I <sup>2</sup> C			-	1				
32 KHz oscillator	Yes							
GPIO <sup>10</sup>	77	121	149	77	121	149		
Debug		•	JT	AG				

### Table 1. MPC5606BK family comparison<sup>1</sup>

<sup>1</sup> Feature set dependent on selected peripheral multiplexing; table shows example.

<sup>2</sup> Based on 125 °C ambient operating temperature.

<sup>3</sup> Not shared with 12-bit ADC, but possibly shared with other alternate functions.

<sup>4</sup> Not shared with 10-bit ADC, but possibly shared with other alternate functions.

<sup>5</sup> Refer to eMIOS section of device reference manual for information on the channel configuration and functions.

<sup>6</sup> Each channel supports a range of modes including Modulus counters, PWM generation, Input Capture, Output Compare.

<sup>7</sup> Each channel supports a range of modes including PWM generation with dead time, Input Capture, Output Compare.

<sup>8</sup> Each channel supports a range of modes including PWM generation, Input Capture, Output Compare, Period and Pulse width measurement.

<sup>9</sup> Each channel supports a range of modes including PWM generation, Input Capture, and Output Compare.

<sup>10</sup> Maximum I/O count based on multiplexing with peripherals.

## 1.4 Block diagram

Figure 1 shows a top-level block diagram of the MPC5606BK.



Figure 1. MPC5606BK block diagram

# 2.2 Pin muxing

Table 2 defines the pin list and muxing for this device.

Each entry of Table 2 shows all the possible configurations for each pin, via the alternate functions. The default function assigned to each pin after reset is indicated by AF0.

Port	PCB	Alternate		eral	ion	pe <sup>2</sup>	t⊒°°;	Pi	in numb	er
pin	register	function <sup>1</sup>	Function	Periph	l/O direct	Pad ty	RESE config	100 LQFP	144 LQFP	176 LQFP
				Port A						
PA[0]	PCR[0]	AF0 AF1 AF2 AF3 —	GPIO[0] E0UC[0] CLKOUT E0UC[13] WKUP[19] <sup>4</sup>	SIUL eMIOS_0 MC_CGM eMIOS_0 WKUP	I/O I/O I/O I	М	Tristate	12	16	24
PA[1]	PCR[1]	AF0 AF1 AF2 AF3 —	GPIO[1] E0UC[1] NMI <sup>5</sup> — WKUP[2] <sup>4</sup>	SIUL eMIOS_0 WKUP  WKUP	I/O I/O I I	S	Tristate	7	11	19
PA[2]	PCR[2]	AF0 AF1 AF2 AF3 —	GPIO[2] E0UC[2] — MA[2] WKUP[3] <sup>4</sup>	SIUL eMIOS_0 — ADC_0 WKUP	I/O I/O — 0 I	S	Tristate	5	9	17
PA[3]	PCR[3]	AF0 AF1 AF2 AF3 — —	GPIO[3] E0UC[3] LIN5TX CS4_1 EIRQ[0] ADC1_S[0]	SIUL eMIOS_0 LINFlex_5 DSPI_1 SIUL ADC_1	I/O I/O O I I	J	Tristate	68	90	114
PA[4]	PCR[4]	AF0 AF1 AF2 AF3 — —	GPIO[4] E0UC[4] — CS0_1 LIN5RX WKUP[9] <sup>4</sup>	SIUL eMIOS_0  DSPI_1 LINFlex_5 WKUP	I/O I/O I/O I I	S	Tristate	29	43	51
PA[5]	PCR[5]	AF0 AF1 AF2 AF3	GPIO[5] E0UC[5] LIN4TX —	SIUL eMIOS_0 LINFlex_4 —	I/O I/O O	М	Tristate	79	118	146
PA[6]	PCR[6]	AF0 AF1 AF2 AF3 — —	GPIO[6] E0UC[6] — CS1_1 EIRQ[1] LIN4RX	SIUL eMIOS_0  DSPI_1 SIUL LINFlex_4	I/O I/O — 0 I I	S	Tristate	80	119	147

Table 2. Functional port pins

Port	PCB	Alternate		eral	ion	pe <sup>2</sup>	ет 9. <sup>3</sup>	Pi	n numb	er
pin	register	function <sup>1</sup>	Function	Periph	I/O direct	Pad ty	RESI	100 LQFP	144 LQFP	176 LQFP
PA[7]	PCR[7]	AF0 AF1 AF2 AF3	GPIO[7] E0UC[7] LIN3TX —	SIUL eMIOS_0 LINFlex_3	I/O I/O O	J	Tristate	71	104	128
			EIRQ[2] ADC1_S[1]	SIUL ADC_1	l					
PA[8]	PCR[8]	AF0 AF1 AF2 AF3	GPIO[8] E0UC[8] E0UC[14] —	SIUL eMIOS_0 eMIOS_0 —	I/O I/O I/O	S	Input, weak pull-up	72	105	129
		N/A <sup>6</sup>	EIRQ[3] ABS[0] LIN3RX	SIUL BAM LINFlex_3	   					
PA[9]	PCR[9]	AF0 AF1 AF2 AF3 N/A <sup>6</sup>	GPIO[9] E0UC[9] — CS2_1 FAB	SIUL eMIOS_0 — DSPI_1 BAM	I/O I/O — 0 I	S	Pull- down	73	106	130
PA[10]	PCR[10]	AF0 AF1 AF2 AF3 —	GPIO[10] E0UC[10] SDA LIN2TX ADC1_S[2]	SIUL eMIOS_0 I <sup>2</sup> C_0 LINFlex_2 ADC_1	I/O I/O I/O O I	J	Tristate	74	107	131
PA[11]	PCR[11]	AF0 AF1 AF2 AF3	GPIO[11] E0UC[11] SCL	SIUL eMIOS_0 I <sup>2</sup> C_0	I/O I/O I/O	J	Tristate	75	108	132
			EIRQ[16] LIN2RX ADC1_S[3]	SIUL LINFlex_2 ADC_1	   					
PA[12]	PCR[12]	AF0 AF1 AF2 AF3 — —	GPIO[12]  CS3_1 EIRQ[17] SIN_0	SIUL  eMIOS_0 DSPI_1 SIUL DSPI_0	I/O — I/O O I I	S	Tristate	31	45	53
PA[13]	PCR[13]	AF0 AF1 AF2 AF3	GPIO[13] SOUT_0 E0UC[29] —	SIUL DSPI_0 eMIOS_0 —	I/O O I/O —	М	Tristate	30	44	52
PA[14]	PCR[14]	AF0 AF1 AF2 AF3 —	GPIO[14] SCK_0 CS0_0 E0UC[0] EIRQ[4]	SIUL DSPI_0 DSPI_0 eMIOS_0 SIUL	I/O I/O I/O I/O I	М	Tristate	28	42	50

 Table 2. Functional port pins (continued)

Port	PCB	Alternate		eral	ion	pe <sup>2</sup>	ет 9. <sup>3</sup>	Pi	n numb	er
pin	register	function <sup>1</sup>	Function	Periph	I/O direct	Pad ty	RESI	100 LQFP	144 LQFP	176 LQFP
PC[5]	PCR[37]	AF0 AF1 AF2 AF3 —	GPIO[37] SOUT_1 CAN3TX DEBUG[3] EIRQ[7]	SIUL DSPI_1 FlexCAN_3 SSCM SIUL	I/O O O I	М	Tristate	91	130	158
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX E1UC[28] DEBUG[4]	SIUL LINFlex_1 eMIOS_1 SSCM	I/O O I/O O	S	Tristate	25	36	44
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 — —	GPIO[39] — E1UC[29] DEBUG[5] LIN1RX WKUP[12] <sup>4</sup>	SIUL — eMIOS_1 SSCM LINFlex_1 WKUP	I/O  -  /O   	S	Tristate	26	37	45
PC[8]	PCR[40]	AF0 AF1 AF2 AF3	GPIO[40] LIN2TX E0UC[3] DEBUG[6]	SIUL LINFlex_2 eMIOS_0 SSCM	I/O O I/O O	S	Tristate	99	143	175
PC[9]	PCR[41]	AF0 AF1 AF2 AF3 —	GPIO[41] — E0UC[7] DEBUG[7] WKUP[13] <sup>4</sup> LIN2RX	SIUL 	I∕O	S	Tristate	2	2	2
PC[10]	PCR[42]	AF0 AF1 AF2 AF3	GPIO[42] CAN1TX CAN4TX MA[1]	SIUL FlexCAN_1 FlexCAN_4 ADC_0	I/O O O O	М	Tristate	22	28	36
PC[11]	PCR[43]	AF0 AF1 AF2 AF3 — — —	GPIO[43] — — MA[2] WKUP[5] <sup>4</sup> CAN1RX CAN4RX	SIUL  ADC_0 WKUP FlexCAN_1 FlexCAN_4	I/O — 0 1 1	S	Tristate	21	27	35
PC[12]	PCR[44]	AF0 AF1 AF2 AF3 — —	GPIO[44] E0UC[12] — EIRQ[19] SIN_2	SIUL eMIOS_0 — SIUL DSPI_2	I/O I/O — I I	М	Tristate	97	141	173
PC[13]	PCR[45]	AF0 AF1 AF2 AF3	GPIO[45] E0UC[13] SOUT_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O O	S	Tristate	98	142	174

 Table 2. Functional port pins (continued)

Port	PCB	Alternate		on on 30e <sup>2</sup>		g.3	Pi	n numb	er	
pin	register	function <sup>1</sup>	Function	Periph	I/O direct	Pad ty	RESI	100 LQFP	144 LQFP	176 LQFP
PG[7]	PCR[103]	AF0 AF1 AF2 AF3 —	GPIO[103] E1UC[16] E1UC[30]  WKUP[20] <sup>4</sup> LIN6RX	SIUL eMIOS_1 eMIOS_1  WKUP LINFlex_6	1/0 /0 1/0 /	S	Tristate		29	37
PG[8]	PCR[104]	AF0 AF1 AF2 AF3 —	GPIO[104] E1UC[17] LIN7TX CS0_2 EIRQ[15]	SIUL eMIOS_1 LINFlex_7 DSPI_2 SIUL	I/O I/O I/O I	S	Tristate		26	34
PG[9]	PCR[105]	AF0 AF1 AF2 AF3 —	GPIO[105] E1UC[18]  SCK_2 WKUP[21] <sup>4</sup> LIN7RX	SIUL eMIOS_1  DSPI_2 WKUP LINFlex_7	I/O I/O I/O I I	S	Tristate		25	33
PG[10]	PCR[106]	AF0 AF1 AF2 AF3	GPIO[106] E0UC[24] E1UC[31]  SIN_4	SIUL eMIOS_0 eMIOS_1  DSPI_4	I/O I/O I/O I	S	Tristate	_	114	138
PG[11]	PCR[107]	AF0 AF1 AF2 AF3	GPIO[107] E0UC[25] CS0_4 —	SIUL eMIOS_0 DSPI_4 —	I/O I/O O	М	Tristate		115	139
PG[12]	PCR[108]	AF0 AF1 AF2 AF3	GPIO[108] E0UC[26] SOUT_4 —	SIUL eMIOS_0 DSPI_4 	I/O I/O O	М	Tristate		92	116
PG[13]	PCR[109]	AF0 AF1 AF2 AF3	GPIO[109] E0UC[27] SCK_4 —	SIUL eMIOS_0 DSPI_4 —	I/O I/O I/O	М	Tristate		91	115
PG[14]	PCR[110]	AF0 AF1 AF2 AF3	GPIO[110] E1UC[0] — —	SIUL eMIOS_1 —	I/O I/O —	S	Tristate		110	134
PG[15]	PCR[111]	AF0 AF1 AF2 AF3 —	GPIO[111] E1UC[1] — — —	SIUL eMIOS_1 	I/O I/O — —	М	Tristate		111	135
				Port H						

 Table 2. Functional port pins (continued)

Symk		~	Paramatar	Conditions <sup>1</sup>			Value		Unit
Synn	101	C	Farameter		Conditions	Min	Тур	Мах	Omit
V <sub>OH</sub>	СС	Ρ	Output high level SLOW configuration	Push Pull	$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0 (recommended)	0.8V <sub>DD</sub>			V
		С			$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^2$	0.8V <sub>DD</sub>	_	_	
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1 (recommended)	V <sub>DD</sub> – 0.8			
V <sub>OL</sub>	СС	Ρ	Output low level SLOW configuration	Push Pull	$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0 (recommended)		_	0.1V <sub>DD</sub>	V
		С			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^2$	_	_	0.1V <sub>DD</sub>	
		С	1		$I_{OL} = 1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1 (recommended)			0.5	

Table 14. SLOW configuration output buffer electrical characteristics

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified
 <sup>2</sup> The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

Table	15.	MEDIUM	configuration	on output	buffer	electrical	characteristics

Svm	bol	C	Parameter		Conditions <sup>1</sup>	v	alue		Unit
C ym		Ŭ	i urumeter		Conditions	Min	Тур	Мах	onne
V <sub>OH</sub>	СС	С	Output high level MEDIUM configuration	Push Pull	I <sub>OH</sub> = –3.8 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	0.8V <sub>DD</sub>	—	_	V
		Ρ			$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	0.8V <sub>DD</sub>		_	
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^2$	0.8V <sub>DD</sub>	_	_	
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	V <sub>DD</sub> – 0.8	_	_	
		С			I <sub>OH</sub> = −100 μA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	0.8V <sub>DD</sub>			

# 3.8 Power management electrical characteristics

## 3.8.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply  $V_{DD_LV}$  from the high voltage ballast supply  $V_{DD_BV}$ . The regulator itself is supplied by the common I/O supply  $V_{DD}$ . The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through V<sub>DD</sub> power pin.
- BV: High voltage external power supply for internal ballast module. This must be provided externally through  $V_{DD_BV}$  power pin. Voltage values should be aligned with  $V_{DD}$ .
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
  - LV\_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
  - LV\_CFLA: Low voltage supply for code Flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_DFLA: Low voltage supply for data Flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_PLL: Low voltage supply for FMPLL. It is shorted to LV\_COR through double bonding.



Figure 8. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance ( $C_{REGn}$ ) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

- POR monitors V<sub>DD</sub> during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V<sub>DD</sub> to ensure device reset below minimum functional supply
- LVDHV3B monitors VDD\_BV to ensure device reset below minimum functional supply
- LVDHV5 monitors  $V_{DD}$  when application uses device in the 5.0 V  $\pm$  10% range
- LVDLVCOR monitors power domain No. 1
- LVDLVBKP monitors power domain No. 0

### NOTE

When enabled, power domain No. 2 is monitored through LVDLVBKP.



Figure 11. Low voltage monitor vs. reset

Symbol		c	Parameter	Conditions <sup>1</sup>		Value		Unit
Symbol		Ŭ	i arameter	Conditions	Min	Тур	Max	onne
V <sub>PORUP</sub>	SR	D	Supply for functional POR module	T <sub>A</sub> = 25 °C,	1.0	_	5.5	V
V <sub>PORH</sub>	СС	Ρ	Power-on reset threshold	after trimming	1.5	_	2.6	
V <sub>LVDHV3H</sub>	СС	Т	LVDHV3 low voltage detector high threshold				2.95	
V <sub>LVDHV3L</sub>	СС	Ρ	LVDHV3 low voltage detector low threshold		2.6	_	2.9	
V <sub>LVDHV3BH</sub>	СС	Т	LVDHV3B low voltage detector high threshold		_	_	2.95	
V <sub>LVDHV3BL</sub>	СС	Ρ	LVDHV3BL low voltage detector low threshold		2.6	—	2.9	
V <sub>LVDHV5H</sub>	СС	Т	LVDHV5 low voltage detector high threshold		_	_	4.5	
V <sub>LVDHV5L</sub>	СС	Ρ	LVDHV5 low voltage detector low threshold		3.8	—	4.4	
V <sub>LVDLVCORL</sub>	СС	Ρ	LVDLVCOR low voltage detector low threshold		1.08	_		
V <sub>LVDLVBKPL</sub>	СС	Ρ	LVDLVBKP low voltage detector low threshold		1.08	—	1.14	

Fable 23. Low voltage m	onitor electrical	characteristics
-------------------------	-------------------	-----------------

 $^{1}$  V\_{DD} = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T\_A = -40 to 125 °C, unless otherwise specified

- <sup>1</sup> Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.
- <sup>2</sup> Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.
- <sup>3</sup> The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
- <sup>4</sup> Actual hardware programming times. This does not include software overhead.

Symbo	1	<b>^</b>	Boromotor	Conditions		Value		Unit
Symbol	1	C	Falameter	Conditions	Min	Тур	Max	Unit
P/E	CC	С	Number of program/erase cycles per block for 16 KB blocks over the operating temperature range (T <sub>J</sub> )	_	100000	_	_	cycles
P/E	CC	С	Number of program/erase cycles per block for 32 KB blocks over the operating temperature range (T <sub>J</sub> )	_	10000	100000	_	cycles
P/E	CC	С	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range (T <sub>J</sub> )	_	1000	100000	_	cycles
Retention	СС	С	Minimum data retention at 85 °C average ambient	Blocks with 0–1,000 P/E cycles	20	_	_	years
			temperature <sup>-</sup>	Blocks with 1,001–10,000 P/E cycles	10	_	_	years
				Blocks with 10,001–100,000 P/E cycles	5		_	years

Table 26. Flash module life

<sup>1</sup> Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

Table 27. Flash read access timing

Symbol		С	Parameter	Conditions <sup>1</sup>	Max	Unit
f <sub>READ</sub> CC		Ρ	Maximum frequency for Flash reading	2 wait states	64	MHz
	C C			1 wait state	40	
			0 wait states	20		

 $^1~V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified.

## 3.10.2 Flash power supply DC characteristics

Table 28 shows the power supply DC characteristics on external supply.



Figure 15. Equivalent circuit of a quartz crystal

Table 35. Crystal	motional characteristics <sup>1</sup>	

Symbol	Parameter	Conditions		Unit		
Cymbol		Conditione	Min	Тур	Max	0
L <sub>m</sub>	Motional inductance	—	_	11.796	_	KH
Cm	Motional capacitance	—	—	2	_	fF
C1/C2	Load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground <sup>2</sup>	_	18		28	pF
R <sub>m</sub> <sup>3</sup>	Motional resistance	AC coupled at C0 = $2.85 \text{ pF}^4$	—	—	65	kΩ
		AC coupled at $C0 = 4.9 \text{ pF}^4$	—	—	50	
		AC coupled at $C0 = 7.0 \text{ pF}^4$	_	—	35	
		AC coupled at $C0 = 9.0 \text{ pF}^4$	_	—	30	

<sup>1</sup> The crystal used is Epson Toyocom MC306.

<sup>2</sup> This is the recommended range of load capacitance at OSC32K\_XTAL and OSC32K\_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.

 $^3\,$  Maximum ESR (R\_m) of the crystal is 50 k $\!\Omega$ 

<sup>4</sup> C0 Includes a parasitic capacitance of 2.0 pF between OSC32K\_XTAL and OSC32K\_EXTAL pins.



Figure 19. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances  $C_{F}$ ,  $C_{P1}$  and  $C_{P2}$  are initially charged at the source voltage  $V_A$  (refer to the equivalent circuit reported in Figure 18): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).



Figure 20. Transient behavior during sampling phase

In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance  $C_{P1}$  and  $C_{P2}$  to the sampling capacitance  $C_S$  occurs ( $C_S$  is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which  $C_{P2}$  is reported in parallel to  $C_{P1}$  (call  $C_P = C_{P1} + C_{P2}$ ), the two capacitances  $C_P$  and  $C_S$  are in series, and the time constant is



Figure 21. Spectral representation of input signal

Calling  $f_0$  the bandwidth of the source signal (and as a consequence the cut-off frequency of the antialiasing filter,  $f_F$ ), according to the Nyquist theorem the conversion rate  $f_C$  must be at least  $2f_0$ ; it means that the constant time of the filter is greater than or at least equal to twice the conversion period ( $T_C$ ). Again the conversion period  $T_C$  is longer than the sampling time  $T_S$ , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter  $R_FC_F$  is definitively much higher than the sampling time  $T_S$ , so the charge level on  $C_S$  cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on  $C_S$ ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on  $C_S$ :

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when  $V_A$  is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on  $C_F$  value:

ADC\_1 (12-bit)

 $C_F > 8192 \bullet C_S$ 

ADC_0 (10-bit)	Eqn. 12
$C_F > 2048 \bullet C_S$	

Egn. 11

Eqn. 13

Symbol		<u>_</u>	Peromotor	Cor		Unit			
		C	Falameter	CO	Min	Тур	Max		
I <sub>INJ</sub>	SR	_	Input current Injection	Current	$V_{DD} = 3.3 \text{ V} \pm 10\%$	-5	—	5	mA
				injection on one ADC_1 input, different from the converted one	V <sub>DD</sub> = 5.0 V ± 10%	-5	_	5	_
INLP	СС	Т	Absolute Integral non-linearity-Precise channels	No overload	_	1	3	LSB	
INLX	СС	Т	Absolute Integral non-linearity-Extended channels	No overload	—	1.5	5	LSB	
DNL	СС	Т	Absolute Differential non-linearity	No overload	_	0.5	1	LSB	
OFS	СС	Т	Absolute Offset error		—		2	_	LSB
GNE	СС	Т	Absolute Gain error			2		LSB	
TUEP <sup>7</sup>	СС	Ρ	Total Unadjusted Error for	Without currer	it injection	-6	—	6	LSB
		Т	precise channels, input only pins	With current injection		-8	—	8	
TUEX <sup>7</sup>	СС	Т	Total Unadjusted Error for	Without current injection		-10	—	10	LSB
		Т	extended channel	With current in	jection	-12	_	12	1

Table 42. ADC_1 conversion characteristics	(12-bit ADC_	1) (continued)
--	--------------	----------------

 $^{1}$  V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>2</sup> Analog and digital V<sub>SS</sub> **must** be common (to be tied together externally).

<sup>3</sup> V<sub>AINx</sub> may exceed V<sub>SS\_ADC1</sub> and V<sub>DD\_ADC1</sub> limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFFF.

- <sup>4</sup> During the sample time the input capacitance C<sub>S</sub> can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>ADC1\_S</sub>. After the end of the sample time t<sub>ADC1\_S</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>ADC1\_S</sub> depend on programming.
- <sup>5</sup> This parameter does not include the sample time t<sub>ADC1\_S</sub>, but only the time for determining the digital result and the time to load the result's register with the conversion result.
- <sup>6</sup> Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.
- <sup>7</sup> Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

- <sup>1</sup> Operating conditions:  $C_{out} = 10$  to 50 pF,  $Slew_{IN} = 3.5$  to 15 ns.
- <sup>2</sup> For DSPI4, if SOUT is mapped to a SLOW pad while SCK is mapped to a MEDIUM pad (or vice versa), the minimum cycle time for SCK should be calculated based on the rise and fall times of the SLOW pad. For MTFE=1, SOUT must not be mapped to a SLOW pad while SCK is mapped to a MEDIUM pad.
- <sup>3</sup> The t<sub>CSC</sub> delay value is configurable through a register. When configuring t<sub>CSC</sub> (using PCSSCK and CSSCK fields in DSPI\_CTAR*x* registers), delay between internal CS and internal SCK must be higher than  $\Delta t_{CSC}$  to ensure positive t<sub>CSCext</sub>.
- <sup>4</sup> The t<sub>ASC</sub> delay value is configurable through a register. When configuring t<sub>ASC</sub> (using PASC and ASC fields in DSPI\_CTAR*x* registers), delay between internal CS and internal SCK must be higher than Δt<sub>ASC</sub> to ensure positive t<sub>ASCext</sub>.
- <sup>5</sup> For DSPI*x*\_CTAR*n*[PCSSCK] = 11.
- <sup>6</sup> This delay value corresponds to SMPL\_PT = 00b which is bit field 9 and 8 of DSPI\_MCR register.
- <sup>7</sup> SCK and SOUT are configured as MEDIUM pad.



Note: Numbers shown reference Table 44.

Figure 23. DSPI classic SPI timing — master, CPHA = 0



Note: Numbers shown reference Table 44.

### Figure 24. DSPI classic SPI timing — master, CPHA = 1



Note: Numbers shown reference Table 44.

### Figure 25. DSPI classic SPI timing — slave, CPHA = 0



Note: Numbers shown reference Table 44.





Note: Numbers shown reference Table 44.

Figure 31. DSPI PCS strobe (PCSS) timing

## 3.18.3 JTAG characteristics

### Table 45. JTAG characteristics

No	Symbol		C	Parameter		Unit		
No. Symbol			i di dinecer	Min	Тур	Мах		
1	t <sub>JCYC</sub>	CC	D	TCK cycle time	64	—	—	ns
2	t <sub>TDIS</sub>	СС	D	TDI setup time	15	—	—	ns
3	t <sub>TDIH</sub>	СС	D	TDI hold time	5	—	—	ns





	NOTES:										
1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE DATUM H.											
<ul> <li>2. DIMENSION &amp; DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM &amp; DIMENSION BY MORE THEN 0.08MM. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07MM FOR 0.4MM AND 0.5MM PITCH PACKAGES.</li> </ul>											
DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX	DIM	MIN	NOM	МАХ
A			1.6	L1		1 REF					
A1	0.05		0.15	R1	0.08						
A2	1.35	1.4	1.45	R2	0.08		0.2				
b	0.17	0.22	0.27	S	C	).2 REF					
b1	0.17	0.2	0.23	θ	0°	3.5°	7°				
с	0.09		0.2	θ1	0°						
c1	0.09		0.16	θ2	11°	12 <b>°</b>	13°				
D		26 BSC		θ3	11°	12°	13°				
D1		24 BSC									
е		0.5 BSC	>								
E		26 BSC									
E1		24 BSC				D	IMENSION	I I AND	DE		
L	0.45	0.6	0.75		UNII		TOLERANC	ES	KEFER	ANCE D	
	MM ASME Y14.5M 64-06-280-1392								0-1392		

Figure 35. 176 LQFP package mechanical drawing (Part 3 of 3)



Figure 39. 100 LQFP package mechanical drawing (Part 2 of 3)