



Welcome to **E-XFL.COM**

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital Signal Processors)</u>

Details	
Product Status	Active
Туре	Fixed Point
Interface	Synchronous Serial Port (SSP)
Clock Rate	40MHz
Non-Volatile Memory	External
On-Chip RAM	80kB
Voltage - I/O	5.00V
Voltage - Core	5.00V
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	128-BQFP
Supplier Device Package	128-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-2181ksz-160

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- VisualDSP++ 3.5 C/C++ Compiler and Library Manual for ADSP-219x Processors
- VisualDSP++ 3.5 Linker and Utilities Manual for 16-Bit Processors

SOFTWARE AND SYSTEMS REQUIREMENTS \Box

· Software and Tools Anomalies Search

TOOLS AND SIMULATIONS •

• ADSP-21xx Processors: Software and Tools

DESIGN RESOURCES

- · ADSP-2181 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADSP-2181 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT 🖳

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

This takes place while the processor continues to:

- Receive and transmit data through the two serial ports
- Receive and/or transmit data through the internal DMA port
- Receive and/or transmit data through the byte DMA port
- · Decrement timer

Development System

The ADSP-2100 Family Development Software, a complete set of tools for software and hardware system development, supports the ADSP-2181. The System Builder provides a high level method for defining the architecture of systems under development. The Assembler has an algebraic syntax that is easy to program and debug. The Linker combines object files into an executable file. The Simulator provides an interactive instruction-level simulation with a reconfigurable user interface to display different portions of the hardware environment. A PROM Splitter generates PROM programmer compatible files. The C Compiler, based on the Free Software Foundation's GNU C Compiler, generates ADSP-2181 assembly source code. The source code debugger allows programs to be corrected in the C environment. The Runtime Library includes over 100 ANSI-standard mathematical and DSP-specific functions.

The EZ-KIT Lite is a hardware/software kit offering a complete development environment for the entire ADSP-21xx family: an ADSP-2181 evaluation board with PC monitor software plus Assembler, Linker, Simulator, and PROM Splitter software. The ADSP-218x EZ-KIT Lite is a low-cost, easy to use hardware platform on which you can quickly get started with your DSP software design. The EZ-KIT Lite includes the following features:

- 33 MHz ADSP-2181
- Full 16-bit Stereo Audio I/O with AD1847 SoundPort[®] Codec
- RS-232 Interface to PC with Windows 3.1 Control Software
- Stand-Alone Operation with Socketed EPROM
- EZ-ICE® Connector for Emulator Control
- DSP Demo Programs

The ADSP-218x EZ-ICE Emulator aids in the hardware debugging of ADSP-218x systems. The emulator consists of hardware, host computer resident software and the target board connector. The ADSP-218x integrates on-chip emulation support with a 14-pin ICE-Port interface. This interface provides a simpler target board connection requiring fewer mechanical clearance considerations than other ADSP-2100 Family EZ-ICEs. The ADSP-218x device need not be removed from the target system when using the EZ-ICE, nor are any adapters needed. Due to the small footprint of the EZ-ICE connector, emulation can be supported in final board designs.

The EZ-ICE performs a full range of functions, including:

- In-target operation
- · Up to 20 breakpoints
- · Single-step or full-speed operation
- · Registers and memory values can be examined and altered
- PC upload and download functions
- · Instruction-level emulation of program booting and execution
- · Complete assembly and disassembly of instructions
- · C source-level debugging

See the Designing An EZ-ICE-Compatible Target System section of this data sheet for exact specifications of the EZ-ICE target board connector.

EZ-ICE and SoundPort are registered trademarks of Analog Devices, Inc.

Additional Information

This data sheet provides a general overview of ADSP-2181 functionality. For additional information on the architecture and instruction set of the processor, refer to the *ADSP-2100 Family User's Manual, Third Edition*. For more information about the development tools, refer to the *ADSP-2100 Family Development Tools Data Sheet*.

ARCHITECTURE OVERVIEW

The ADSP-2181 instruction set provides flexible data moves and multifunction (one or two data moves with a computation) instructions. Every instruction can be executed in a single processor cycle. The ADSP-2181 assembly language uses an algebraic syntax for ease of coding and readability. A comprehensive set of development tools supports program development.

Figure 1 is an overall block diagram of the ADSP-2181. The processor contains three independent computational units: the ALU, the multiplier/accumulator (MAC) and the shifter. The computational units process 16-bit data directly and have provisions to support multiprecision computations. The ALU performs a standard set of arithmetic and logic operations; division primitives are also supported. The MAC performs single-cycle multiply, multiply/add and multiply/subtract operations with 40 bits of accumulation. The shifter performs logical and arithmetic shifts, normalization, denormalization and derive exponent operations. The shifter can be used to efficiently implement numeric format control including multiword and block floating-point representations.

The internal result (R) bus connects the computational units so that the output of any unit may be the input of any unit on the next cycle.

A powerful program sequencer and two dedicated data address generators ensure efficient delivery of operands to these computational units. The sequencer supports conditional jumps, subroutine calls and returns in a single cycle. With internal loop counters and loop stacks, the ADSP-2181 executes looped code with zero overhead; no explicit jump instructions are required to maintain loops.

Two data address generators (DAGs) provide addresses for simultaneous dual operand fetches (from data memory and program memory). Each DAG maintains and updates four address pointers. Whenever the pointer is used to access data (indirect addressing), it is post-modified by the value of one of four possible modify registers. A length value may be associated with each pointer to implement automatic modulo addressing for circular buffers.

Efficient data transfer is achieved with the use of five internal buses:

- Program Memory Address (PMA) Bus
- · Program Memory Data (PMD) Bus
- Data Memory Address (DMA) Bus
- Data Memory Data (DMD) Bus
- Result (R) Bus

The two address buses (PMA and DMA) share a single external address bus, allowing memory to be expanded off-chip, and the two data buses (PMD and DMD) share a single external data bus. Byte memory space and I/O memory space also share the external buses.

Program memory can store both instructions and data, permitting the ADSP-2181 to fetch two operands in a single cycle, one from program memory and one from data memory. The

–2– REV. D

ADSP-2181 can fetch an operand from program memory and the next instruction in the same cycle.

In addition to the address and data bus for external memory connection, the ADSP-2181 has a 16-bit Internal DMA port (IDMA port) for connection to external systems. The IDMA port is made up of 16 data/address pins and five control pins. The IDMA port provides transparent, direct access to the DSPs on-chip program and data RAM.

An interface to low cost byte-wide memory is provided by the Byte DMA port (BDMA port). The BDMA port is bidirectional and can directly address up to four megabytes of external RAM or ROM for off-chip storage of program overlays or data tables.

The byte memory and I/O memory space interface supports slow memories and I/O memory-mapped peripherals with programmable wait state generation. External devices can gain control of external buses with bus request/grant signals (\overline{BR} , \overline{BGH} and \overline{BG}). One execution mode (Go Mode) allows the ADSP-2181 to continue running from on-chip memory. Normal execution mode requires the processor to halt while buses are granted.

The ADSP-2181 can respond to 13 possible interrupts, eleven of which are accessible at any given time. There can be up to six external interrupts (one edge-sensitive, two level-sensitive and three configurable) and seven internal interrupts generated by the timer, the serial ports (SPORTs), the Byte DMA port and the power-down circuitry. There is also a master RESET signal.

The two serial ports provide a complete synchronous serial interface with optional companding in hardware and a wide variety of framed or frameless data transmit and receive modes of operation. Each port can generate an internal programmable serial clock or accept an external serial clock.

The ADSP-2181 provides up to 13 general-purpose flag pins. The data input and output pins on SPORT1 can be alternatively configured as an input flag and an output flag. In addition, there are eight flags that are programmable as inputs or outputs and three flags that are always outputs.

A programmable interval timer generates periodic interrupts. A 16-bit count register (TCOUNT) is decremented every *n* processor cycles, where *n* is a scaling value stored in an 8-bit register (TSCALE). When the value of the count register reaches zero, an interrupt is generated and the count register is reloaded from a 16-bit period register (TPERIOD).

Serial Ports

The ADSP-2181 incorporates two complete synchronous serial ports (SPORT0 and SPORT1) for serial communications and multiprocessor communication.

Here is a brief list of the capabilities of the ADSP-2181 SPORTs. Refer to the *ADSP-2100 Family User's Manual, Third Edition* for further details.

- SPORTs are bidirectional and have a separate, doublebuffered transmit and receive section.
- SPORTs can use an external serial clock or generate their own serial clock internally.
- SPORTs have independent framing for the receive and transmit sections. Sections run in a frameless mode or with frame synchronization signals internally or externally generated.
 Frame sync signals are active high or inverted, with either of two pulsewidths and timings.




Figure 1. ADSP-2181 Block Diagram

Memory Architecture

The ADSP-2181 provides a variety of memory and peripheral interface options. The key functional groups are Program Memory, Data Memory, Byte Memory and I/O.

Program Memory is a 24-bit-wide space for storing both instruction opcodes and data. The ADSP-2181 has 16K words of Program Memory RAM on chip and the capability of accessing up to two 8K external memory overlay spaces using the external data bus. Both an instruction opcode and a data value can be read from on-chip program memory in a single cycle.

Data Memory is a 16-bit-wide space used for the storage of data variables and for memory-mapped control registers. The ADSP-2181 has 16K words on Data Memory RAM on chip, consisting of 16,352 user-accessible locations and 32 memory-mapped registers. Support also exists for up to two 8K external memory overlay spaces through the external data bus.

Byte Memory provides access to an 8-bit wide memory space through the Byte DMA (BDMA) port. The Byte Memory interface provides access to 4 MBytes of memory by utilizing eight data lines as additional address lines. This gives the BDMA Port an effective 22-bit address range. On power-up, the DSP can automatically load bootstrap code from byte memory.

I/O Space allows access to 2048 locations of 16-bit-wide data. It is intended to be used to communicate with parallel peripheral devices such as data converters and external registers or latches.

Program Memory

The ADSP-2181 contains a $16K \times 24$ on-chip program RAM. The on-chip program memory is designed to allow up to two accesses each cycle so that all operations can complete in a single cycle. In addition, the ADSP-2181 allows the use of 8K external memory overlays.

The program memory space organization is controlled by the MMAP pin and the PMOVLAY register. Normally, the ADSP-2181 is configured with MMAP = 0 and program memory organized as shown in Figure 4.

PROGRAM MEMORY	ADDRESS
8K INTERNAL (PMOVLAY = 0, MMAP = 0) OR EXTERNAL 8K (PMOVLAY = 1 or 2, MMAP = 0)	0x3FFF 0x2000
8K INTERNAL	0x1FFF 0x0000

Figure 4. Program Memory (MMAP = 0)

There are 16K words of memory accessible internally when the PMOVLAY register is set to 0. When PMOVLAY is set to something other than 0, external accesses occur at addresses 0x2000 through 0x3FFF. The external address is generated as shown in Table II.

Table II.

PMOVLAY	Memory	A13	A12:0
0	Internal	Not Applicable	Not Applicable
1	External Overlay 1	0	13 LSBs of Address Between 0x2000 and 0x3FFF
2	External Overlay 2	1	13 LSBs of Address Between 0x2000 and 0x3FFF

This organization provides for two external 8K overlay segments using only the normal 14 address bits. This allows for simple program overlays using one of the two external segments in place of the on-chip memory. Care must be taken in using this overlay space in that the processor core (i.e., the sequencer) does not take into account the PMOVLAY register value. For example, if a loop operation was occurring on one of the external overlays and the program changes to another external overlay or internal memory, an incorrect loop operation could occur. In addition, care must be taken in interrupt service routines as the overlay registers are not automatically saved and restored on the processor mode stack.

For ADSP-2100 Family compatibility, MMAP = 1 is allowed. In this mode, booting is disabled and overlay memory is disabled (PMOVLAY must be 0). Figure 5 shows the memory map in this configuration.

PROGRAM MEMORY	ADDRESS
INTERNAL 8K (PMOVLAY = 0, MMAP = 1)	0x3FFF
	0x2000
8K EXTERNAL	0x1FFF
	0x0000

Figure 5. Program Memory (MMAP = 1)

Data Memory

The ADSP-2181 has 16,352 16-bit words of internal data memory. In addition, the ADSP-2181 allows the use of 8K external memory overlays. Figure 6 shows the organization of the data memory.

DATA MEMORY	ADDRESS
32 MEMORY-	0x3FFF
MAPPED REGISTERS	0x3FEO
	0x3FDF
INTERNAL 8160 WORDS	
	0x2000
8K INTERNAL (DMOVLAY = 0) OR	0x1FFF
EXTERNAL 8K (DMOVLAY = 1, 2)	0x0000

Figure 6. Data Memory

The 14-pin, 2-row pin strip header is keyed at the Pin 7 location—you must remove Pin 7 from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be 0.1 x 0.1 inches. The pin strip header must have at least 0.15 inch clearance on all sides to accept the EZ-ICE probe plug. Pin strip headers are available from vendors such as 3M, McKenzie and Samtec.

Target Memory Interface

For your target system to be compatible with the EZ-ICE emulator, it must comply with the memory interface guidelines listed below.

PM, DM, BM, IOM and CM

Design your Program Memory (PM), Data Memory (DM), Byte Memory (BM), I/O Memory (IOM) and Composite Memory (CM) external interfaces to comply with worst case device timing requirements and switching characteristics as specified in the DSP's data sheet. The performance of the EZ-ICE may approach published worst case specification for some memory access timing requirements and switching characteristics.

Note: If your target does not meet the worst case chip specification for memory access parameters, you may not be able to emulate your circuitry at the desired CLKIN frequency. Depending on the severity of the specification violation, you may have trouble manufacturing your system as DSP components statistically vary in switching characteristic and timing requirements within published limits.

Restriction: All memory strobe signals on the ADSP-2181 (\overline{RD} , \overline{WR} , \overline{PMS} , \overline{DMS} , \overline{BMS} , \overline{CMS} and \overline{IOMS}) used in your target system must have 10 k Ω pull-up resistors connected when the EZ-ICE is being used. The pull-up resistors are necessary because there are no internal pull-ups to guarantee their state during prolonged three-state conditions resulting from typical EZ-ICE debugging sessions. These resistors may be removed at your option when the EZ-ICE is not being used.

Target System Interface Signals

When the EZ-ICE board is installed, the performance on some system signals changes. Design your system to be compatible with the following system interface signal changes introduced by the EZ-ICE board:

- EZ-ICE emulation introduces an 8 ns propagation delay between your target circuitry and the DSP on the RESET signal.
- EZ-ICE emulation introduces an 8 ns propagation delay between your target circuitry and the DSP on the BR signal.
- EZ-ICE emulation ignores \overline{RESET} and \overline{BR} when single-stepping.
- EZ-ICE emulation ignores RESET and BR when in Emulator Space (DSP halted).
- EZ-ICE emulation ignores the state of target BR in certain modes. As a result, the target system may take control of the DSP's external memory bus *only* if bus grant (BG) is asserted by the EZ-ICE board's DSP.

Target Architecture File

The EZ-ICE software lets you load your program in its linked (executable) form. The EZ-ICE PC program can not load sections of your executable located in boot pages (by the linker). With the exception of boot page 0 (loaded into PM RAM), all sections of your executable mapped into boot pages are not loaded.

Write your target architecture file to indicate that only PM RAM is available for program storage, when using the EZ-ICE software's loading feature. Data can be loaded to PM RAM or DM RAM.

REV. D –11–

ADSP-2181-SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

Parameter		K Grade		B Grade			
		Min	Max	Min	Max	Unit	
$\overline{V_{\mathrm{DD}}}$	Supply Voltage	4.5	5.5	4.5	5.5	V	
T_{AMB}	Ambient Operating Temperature	0	+70	-40	+85	°C	

ELECTRICAL CHARACTERISTICS

		K/B Grades				
Parameter		Test Conditions	Min	Тур	Max	Unit
V_{IH}	Hi-Level Input Voltage ^{1, 2}	$@V_{DD} = max$	2.0			V
V_{IH}	Hi-Level CLKIN Voltage	$@V_{DD} = max$	2.2			V
V_{IL}	Lo-Level Input Voltage ^{Y, 3}	$@V_{DD} = min$			0.8	V
V_{OH}	Hi-Level Output Voltage ^{1, 4, 5}	$@V_{DD} = min$				
	. ,	$I_{OH} = -0.5 \text{ mA}$	2.4			V
		$@V_{\mathrm{DD}} = \min$				
		$I_{OH} = -100 \ \mu A^6$	$V_{\rm DD}$ – 0).3		V
V_{OL}	Lo-Level Output Voltage ^{1, 4, 5}	$@V_{\mathrm{DD}} = \min$				
	•	$I_{OL} = 2 \text{ mA}$			0.4	V
I_{IH}	Hi-Level Input Current ³	$@V_{DD} = max$				
		$V_{IN} = V_{DD}max$			10	μA
I_{IL}	Lo-Level Input Current ³	$@V_{DD} = max$				
	_	$V_{IN} = 0 V$			10	μA
I_{OZH}	Three-State Leakage Current ⁷	$@V_{DD} = max$				
		$V_{\rm IN} = V_{\rm DD} max^8$			10	μA
I_{OZL}	Three-State Leakage Current ⁷	$@V_{DD} = \max$				
		$V_{\rm IN} = 0 \ V^8$			10	μA
I_{DD}	Supply Current (Idle) ⁹	@ $V_{\rm DD} = 5.0$				
		$T_{AMB} = +25^{\circ}C$				
		$t_{CK} = 34.7 \text{ ns}$		12		mA
		$t_{\rm CK} = 30 \text{ ns}$		13		mA
	10	$t_{\rm CK} = 25 \text{ ns}$		15		mA
I_{DD}	Supply Current (Dynamic) ¹⁰	$@V_{DD} = 5.0$				
		$T_{AMB} = +25^{\circ}C$				
		$t_{\rm CK} = 34.7 {\rm ns}^{11}$		65		mA
		$t_{\rm CK} = 30 \text{ ns}^{11}$		73		mA
	0.0.10	$t_{\rm CK}=25~{\rm ns}^{11}$		85		mA
C_{I}	Input Pin Capacitance ^{3, 6, 12}	@ $V_{IN} = 2.5 V$,				
		$f_{IN} = 1.0 \text{ MHz},$			_	
~	0.7.10.10	$T_{AMB} = +25^{\circ}C$			8	pF
C_{O}	Output Pin Capacitance ^{6, 7, 12, 13}	@ $V_{IN} = 2.5 V$,				
		$f_{IN} = 1.0 \text{ MHz},$				
		$T_{AMB} = +25^{\circ}C$			8	pF

-12-

Specifications subject to change without notice.

REV. D

 $^{^1}Bidirectional pins: D0-D23, RFS0, RFS1, SCLK0, SCLK1, TFS0, TFS1, A1-A13, PF0-PF7. <math display="inline">^2Input\ only\ pins: \overline{RESET}, \overline{BR}, DR0, DR1, \overline{PWD}.$

³Input only pins: CLKIN, RESET, BR, DR0, DR1, PWD.

⁴Output pins: \overline{BG} , \overline{PMS} , \overline{DMS} , \overline{BMS} , \overline{IOMS} , \overline{CMS} , \overline{RD} , \overline{WR} , PWDACK, A0, DT0, DT1, CLKOUT, FL2-0, \overline{BGH} .

⁵Although specified for TTL outputs, all ADSP-2186 outputs are CMOS-compatible and will drive to V DD and GND, assuming no dc loads.

⁶Guaranteed but not tested.

⁷Three-statable pins: A0-A13, D0-D23, PMS, DMS, BMS, IOMS, CMS, RD, WR, DT0, DT1, SCLK0, SCLK1, TFS0, TFS1, RFS0, RSF1, PF0-PF7. ⁸0 V on BR, CLKIN Inactive.

 $^{^9}$ Idle refers to ADSP-2181 state of operation during execution of IDLE instruction. Deasserted pins are driven to either V $_{
m DD}$ or GND.

¹⁰I_{DD} measurement taken with all instructions executing from internal memory. 50% of the instructions are multifunction (types 1, 4, 5, 12, 13, 14), 30% are type 2 and type 6, and 20% are idle instructions.

 $^{^{11}}V_{IN} = 0$ V and 3 V. For typical figures for supply currents, refer to Power Dissipation section.

¹²Applies to TQFP and PQFP package types.

¹³Output pin capacitance is the capacitive load for any three-stated output pin.

Paramete	r	Min	Max	Unit
Clock Sig	nals and Reset			
Timing Req	quirements:			
t_{CKI}	CLKIN Period	50	150	ns
t_{CKIL}	CLKIN Width Low	20		ns
t_{CKIH}	CLKIN Width High	20		ns
Switching (Characteristics:			
$t_{ m CKL}$	CLKOUT Width Low	$0.5t_{\rm CK}$ – 7		ns
t_{CKH}	CLKOUT Width High	$0.5t_{\rm CK} - 7$		ns
t_{CKOH}	CLKIN High to CLKOUT High	0	20	ns
Control S	ignals			
Timing Req	uirement:			
t_{RSP}	RESET Width Low	$5t_{CK}^{1}$		ns

NOTE ¹Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles assuming stable CLKIN (not including crystal oscillator start-up time).




Figure 8. Clock Signals

-14-

Paramete	r	Min	Max	Unit
Interrupts	s and Flag			
Timing Req t _{IFS} t _{IFH}	quirements: \text{IRQx}, FI, or PFx Setup before CLKOUT Low}^{1, 2, 3, 4} IRQx, FI, or PFx Hold after CLKOUT High]^{1, 2, 3, 4}	$0.25t_{CK} + 15$ $0.25t_{CK}$		ns ns
Switching of t _{FOH}	Characteristics: Flag Output Hold after CLKOUT Low ⁵ Flag Output Delay from CLKOUT Low ⁵	0.5t _{CK} - 7	0.5t _{CK} + 5	ns ns

⁵Flag outputs = PFx, FL0, FL1, FL2, Flag_out4.




Figure 9. Interrupts and Flags

REV. D -15-

NOTES

NOTES

If \overline{IRQx} and FI inputs meet t_{IFS} and t_{IFH} setup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be recognized on the following cycle. (Refer to "Interrupt Controller Operation" in the Program Control chapter of the User's Manual for further information on interrupt servicing.)

Edge-sensitive interrupts require pulsewidths greater than 10 ns; level-sensitive interrupts must be held low until serviced.

IRQx = IRQ0, IRQ1, IRQ2, IRQL0, IRQL1, IRQE.

PFx = PF0, PF1, PF2, PF3, PF4, PF5, PF6, PF7.

Flore cuttouts = PFx, FI0, FI1, FI2, Flore cuttouts.

Parameter	r	Min	Max	Unit
Bus Requ	est/Grant			
Timing Req	quirements:			
$t_{ m BH}$	BR Hold after CLKOUT High ¹	$0.25t_{CK} + 2$		ns
t_{BS}	BR Setup before CLKOUT Low ¹	$0.25t_{CK} + 17$		ns
Switching C	Characteristics:			
$t_{ m SD}$	CLKOUT High to \overline{xMS} ,		$0.25t_{CK} + 10$	ns
	RD, WR Disable			
t_{SDB}	\overline{xMS} , \overline{RD} , \overline{WR}			
	Disable to BG Low	0		ns
t_{SE}	\overline{BG} High to \overline{xMS} ,			
	RD, WR Enable	0		ns
t_{SEC}	\overline{xMS} , \overline{RD} , \overline{WR}			
	Enable to CLKOUT High	0.25t _{CK} - 4		ns
t_{SDBH}	\overline{xMS} , \overline{RD} , \overline{WR}			
	Disable to $\overline{\text{BGH}}$ Low ²	0		ns
t_{SEH}	$\overline{\text{BGH}}$ High to $\overline{\text{xMS}}$,			
	$\overline{\text{RD}}$, $\overline{\text{WR}}$ Enable ²	0		ns




Figure 10. Bus Request-Bus Grant

-16-

NOTES $\overline{xMS} = \overline{PMS}$, \overline{DMS} , \overline{CMS} , \overline{IOMS} , \overline{BMS} .

**\begin{align*} \overline{BR} \

Paramete	er	Min	Max	Unit
Memory	Write			
Switching	Characteristics:			
t_{DW}	Data Setup before WR High	$0.5t_{CK} - 7 + w$		ns
t_{DH}	Data Hold after WR High	$0.25t_{\rm CK}$ – 2		ns
t_{WP}	WR Pulsewidth	$0.5t_{CK} - 5 + w$		ns
t_{WDE}	WR Low to Data Enabled	0		ns
t_{ASW}	A0–A13, \overline{xMS} Setup before \overline{WR} Low	$0.25t_{CK} - 4$		ns
t_{DDR}	Data Disable before \overline{WR} or \overline{RD} Low	$0.25t_{\rm CK} - 4$		ns
t_{CWR}	CLKOUT High to $\overline{ m WR}$ Low	$0.25t_{\rm CK}$ – 5	$0.25 t_{\rm CK} + 7$	ns
t_{AW}	A0–A13, \overline{xMS} , Setup before \overline{WR} Deasserted	$0.75t_{CK} - 9 + w$		ns
t_{WRA}	A0–A13, \overline{xMS} Hold after \overline{WR} Deasserted	$0.25t_{\rm CK} - 3$		ns
t_{WWR}	$\overline{\mathrm{WR}}$ High to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ Low	$0.5t_{\rm CK}$ – 5		ns

 $\frac{w = wait \ states \times t_{CK}}{xMS} = \frac{PMS}{PMS}, \frac{DMS}{DMS}, \frac{TOMS}{TOMS}, \frac{BMS}{TOMS}.$




Figure 12. Memory Write

-18-

Paramete	r	Min	Max	Unit
Serial Por	rts			
Timing Req	uirements.			
t_{SCK}	SCLK Period	50		ns
t_{SCS}	DR/TFS/RFS Setup before SCLK Low	4		ns
t_{SCH}	DR/TFS/RFS Hold after SCLK Low	7		ns
t_{SCP}	SCLK _{IN} Width	20		ns
Switching (Characteristics:			
t_{CC}	CLKOUT High to SCLK _{OUT}	$0.25t_{\mathrm{CK}}$	$0.25t_{CK} + 10$	ns
t_{SCDE}	SCLK High to DT Enable	0		ns
t_{SCDV}	SCLK High to DT Valid		15	ns
t_{RH}	TFS/RFS _{OUT} Hold after SCLK High	0		ns
t_{RD}	TFS/RFS _{OUT} Delay from SCLK High		15	ns
t_{SCDH}	DT Hold after SCLK High	0		ns
$t_{ m TDE}$	TFS (Alt) to DT Enable	0		ns
t_{TDV}	TFS (Alt) to DT Valid		14	ns
t_{SCDD}	SCLK High to DT Disable		15	ns
t_{RDV}	RFS (Multichannel, Frame Delay Zero) to DT Valid		15	ns




Figure 13. Serial Ports

REV. D –19–

Paramete	r	Min	Max	Unit
IDMA Ad	dress Latch			
Timing Req	uirements.			
t_{IALP}	Duration of Address Latch ^{1, 2}	10		ns
t_{IASU}	IAD15-0 Address Setup before Address Latch End ²	5		ns
t_{IAH}	IAD15-0 Address Hold after Address Latch End ²	2		ns
t_{IKA}	IACK Low before Start of Address Latch ¹	0		ns
t_{IALS}	Start of Write or Read after Address Latch End ^{2, 3}	3		ns

$$[\]label{eq:notes} \begin{split} & ^{1}Start\ of\ Address\ Latch = \overline{IS}\ Low\ and\ IAL\ High. \\ ^{2}End\ of\ Address\ Latch = \overline{IS}\ High\ or\ IAL\ Low. \\ ^{3}Start\ of\ Write\ or\ Read = \overline{IS}\ Low\ and\ \overline{IWR}\ Low\ or\ \overline{IRD}\ Low. \end{split}$$




Figure 14. IDMA Address Latch

-20-

Parameter	r	Min	Max	Unit
IDMA Wr	ite, Short Write Cycle			
$\begin{array}{c} \textit{Timing Req} \\ t_{\rm IKW} \\ t_{\rm IWP} \\ t_{\rm IDSU} \\ t_{\rm IDH} \end{array}$	nuirements: \[\overline{\text{IACK}} \text{Low before Start of Write}^1 \] Duration of Write ^{1, 2} IAD15-0 Data Setup before End of Write ^{2, 3, 4} IAD15-0 Data Hold after End of Write ^{2, 3, 4}	0 15 5 2		ns ns ns
Switching Characteristic: t_{IKHW} Start of Write to \overline{IACK} High			15	ns




Figure 15. IDMA Write, Short Write Cycle

REV. D -21-

NOTES ${}^{1}Start of Write = \overline{IS} Low \ and \ \overline{IWR} \ Low.$ ${}^{2}End \ of \ Write = \overline{IS} \ High \ or \ \overline{IWR} \ High.$ ${}^{3}If \ Write \ Pulse \ ends \ before \ \overline{IACK} \ Low, \ use \ specifications \ t_{IDSU}, \ t_{IDH}.$ ${}^{4}If \ Write \ Pulse \ ends \ after \ \overline{IACK} \ Low, \ use \ specifications \ t_{IKSU}, \ t_{IKH}.$

Parameter		Min	Max	Unit
IDMA Write, Long Write Cycle				
Timing RequitiKW t _{IKSU} t _{IKH}	irements: IACK Low before Start of Write ¹ IAD15-0 Data Setup before IACK Low ^{2, 3} IAD15-0 Data Hold after IACK Low ^{2, 3}	0 0.5t _{CK} + 10 2		ns ns ns
		1.5t _{CK}	15	ns ns

NOTES ${}^{1}Start of Write = \overline{IS} Low \ and \ \overline{IWR} \ Low.$ ${}^{2}If Write Pulse \ ends \ before \ \overline{IACK} \ Low, \ use \ specifications \ t_{IDSU}, \ t_{IDH}.$ ${}^{3}If \ Write \ Pulse \ ends \ after \ \overline{IACK} \ Low, \ use \ specifications \ t_{IKSU}, \ t_{IKH}.$ ${}^{4}This \ is \ the \ earliest \ time \ for \ \overline{IACK} \ Low \ from \ Start \ of \ Write. \ For \ IDMA \ Write \ cycle \ relationships, \ please \ refer \ to \ the \ User's \ Manual.$




Figure 16. IDMA Write, Long Write Cycle

-22-

Paramete	r	Min	Max	Unit	
IDMA Re	ad, Long Read Cycle				
Timing Req	uirements:				
t_{IKR}	IACK Low before Start of Read ¹	0		ns	
t_{IRP}	Duration of Read	15		ns	
Switching (Characteristics:				
t_{IKHR}	IACK High after Start of Read ¹		15	ns	
t_{IKDS}	IAD15-0 Data Setup before IACK Low	$0.5t_{CK} - 10$		ns	
t_{IKDH}	IAD15-0 Data Hold after End of Read ²	0		ns	
t_{IKDD}	IAD15-0 Data Disabled after End of Read ²		12	ns	
t_{IRDE}	IAD15-0 Previous Data Enabled after Start of Read	0		ns	
t_{IRDV}	IAD15-0 Previous Data Valid after Start of Read		15	ns	
t_{IRDH1}	IAD15-0 Previous Data Hold after Start of Read (DM/PM1) ³	$2t_{CK} - 5$		ns	
$t_{\rm IRDH2}$	IAD15-0 Previous Data Hold after Start of Read (PM2) ⁴	$t_{\rm CK}$ – 5		ns	




Figure 17. IDMA Read, Long Read Cycle

REV. D -23-

NOTES 1 Start of Read = $\overline{1S}$ Low and $\overline{1RD}$ Low. 2 End of Read = $\overline{1S}$ High or $\overline{1RD}$ High. 3 DM read or first half of PM read. 4 Second half of PM read.

OUTPUT DRIVE CURRENTS

Figure 19 shows typical I-V characteristics for the output drivers of the ADSP-2181. The curves represent the current drive capability of the output drivers as a function of output voltage.




Figure 19. Typical Drive Currents

POWER DISSIPATION

To determine total power dissipation in a specific application, the following equation should be applied for each output:

$$C \times V_{DD}^2 \times f$$

C = load capacitance, f = output switching frequency.

Example:


In an application where external data memory is used and no other outputs are active, power dissipation is calculated as follows:

Assumptions:

- External data memory is accessed every cycle with 50% of the address pins switching.
- · External data memory writes occur every other cycle with 50% of the data pins switching.
- Each address and data pin has a 10 pF total load at the pin.
- The application operates at $V_{DD} = 5.0 \text{ V}$ and $t_{CK} = 30 \text{ ns}$.

Total Power Dissipation = $P_{INT} + (C \times V_{DD}^2 \times f)$

 P_{INT} = internal power dissipation from Power vs. Frequency graph (Figure 20).



NOTES:
1. REFLECTS ADSP-2181 OPERATION IN LOWEST POWER MODE.
(SEE "SYSTEM INTERFACE" CHAPTER OF THE ADSP-2100 FAMILY USER'S MANUAL, THIRD EDITION, FOR DETAILS.)


2. CURRENT REFLECTS DEVICE OPERATING WITH NO OUTPUT LOADS.


Figure 20. Power-Down Supply Current (Typical)


 $(C \times V_{DD}^2 \times f)$ is calculated for each output:

	# of Pins		$\times V_{DD}^{2}$	×f
Address, DMS Data Output, WR RD CLKOUT	8 9 1 1	× 10 pF × 10 pF × 10 pF × 10 pF	$\times 5^2 \text{ V} \times 5^2 \text{ V}$	$\begin{array}{llllllllllllllllllllllllllllllllllll$

Total power dissipation for this example is P_{INT} + 116.6 mW.







VALID FOR ALL TEMPERATURE GRADES.

¹POWER REFLECTS DEVICE OPERATING WITH NO OUTPUT LOADS.


 2 IDLE REFERS TO ADSP-2181 STATE OF OPERATION DURING EXECUTION OF IDLE INSTRUCTION. DEASSERTED PINS ARE DRIVEN TO EITHER $\rm V_{DD}$ OR GND.

 $^3\text{TYPICAL}$ POWER DISSIPATION AT 5.0V V_{DD} AND 25°C EXCEPT WHERE SPECIFIED.

⁴I_{DD} MEASUREMENT TAKEN WITH ALL INSTRUCTIONS EXECUTING FROM INTERNAL MEMORY. 50% OF THE INSTRUCTIONS ARE MULTIFUNCTION (TYPES 1, 4, 5, 12, 13, 14), 30% ARE TYPE 2 AND TYPE 6 AND 20% ARE IDLE INSTRUCTIONS.

Figure 21. Power vs. Frequency

128-Lead TQFP Package Pinout




–28– REV. D

TQFP Pin Configurations

TQFP Number	Pin Name	TQFP Number	Pin Name	TQFP Number	Pin Name	TQFP Number	Pin Name
1	IAL	33	A12	65	ECLK	97	D19
2	PF3	34	A13	66	ELOUT	98	D20
3	PF2	35	IRQE	67	ELIN	99	D21
4	PF1	36	MMAP	68	EINT	100	D22
5	PF0	37	$\overline{ ext{PWD}}$	69	$\overline{\mathrm{EBR}}$	101	D23
6	$\overline{ m WR}$	38	ĪRQ2	70	$\overline{\mathrm{BR}}$	102	GND
7	$\overline{\text{RD}}$	39	BMODE	71	EBG	103	ĪWR
8	IOMS	40	PWDACK	72	$\overline{\mathrm{BG}}$	104	ĪRD
9	$\overline{\rm BMS}$	41	IACK	73	VDD	105	IAD15
10	$\overline{\mathrm{DMS}}$	42	$\overline{\text{BGH}}$	74	D0	106	IAD14
11	\overline{CMS}	43	VDD	75	D1	107	IAD13
12	GND	44	GND	76	D2	108	IAD12
13	VDD	45	ĪRQL0	77	D3	109	IAD11
14	$\overline{\text{PMS}}$	46	ĪRQL1	78	D4	110	IAD10
15	A0	47	FL0	79	GND	111	IAD9
16	A1	48	FL1	80	D5	112	IAD8
17	A2	49	FL2	81	D6	113	IAD7
18	A3	50	DT0	82	D7	114	IAD6
19	A4	51	TFS0	83	D8	115	VDD
20	A5	52	RFS0	84	D9	116	GND
21	A6	53	DR0	85	D10	117	IAD5
22	A7	54	SCLK0	86	D11	118	IAD4
23	XTAL	55	DT1/F0	87	D12	119	IAD3
24	CLKIN	56	TFS1/IRQ1	88	D13	120	IAD2
25	GND	57	RFS1/IRQ0	89	D14	121	IAD1
26	CLKOUT	58	GND	90	GND	122	IAD0
27	GND	59	DR1/FI	91	VDD	123	PF7
28	VDD	60	SCLK1	92	GND	124	PF6
29	A8	61	ERESET	93	D15	125	PF5
30	A9	62	RESET	94	D16	126	PF4
31	A10	63	\overline{EMS}	95	D17	127	GND
32	A11	64	EE	96	D18	128	ĪS

REV. D –29–

128-Lead PQFP Package Pinout




-30- REV. D

OUTLINE DIMENSIONS


Dimensions shown in mm and (inches).

128-Lead Metric Plastic Quad Flatpack (PQFP) (S-128)



NOTE: THE ACTUAL POSITION OF EACH LEAD IS WITHIN .20 (.008) FROM ITS IDEAL POSITION WHEN MEASURED IN THE LATERAL DIRECTION. UNLESS OTHERWISE NOTED.

128-Lead Metric Thin Plastic Quad Flatpack (TQFP) (ST-128)



NOTE: THE ACTUAL POSITION OF EACH LEAD IS WITHIN .08 (.0032) FROM ITS IDEAL POSITION WHEN MEASURED IN THE LATERAL DIRECTION. UNLESS OTHERWISE NOTED.

ORDERING GUIDE

Part Number	Ambient Temperature Range	Instruction Rate (MHz)	Package Description	Package Options*
ADSP-2181KST-115	0°C to +70°C	28.8	128-Lead TQFP	ST-128
ADSP-2181BST-115	-40°C to +85°C	28.8	128-Lead TQFP	ST-128
ADSP-2181KS-115	0°C to +70°C	28.8	128-Lead PQFP	S-128
ADSP-2181BS-115	-40°C to +85°C	28.8	128-Lead PQFP	S-128
ADSP-2181KST-133	0°C to +70°C	33.3	128-Lead TQFP	ST-128
ADSP-2181BST-133	-40°C to +85°C	33.3	128-Lead TQFP	ST-128
ADSP-2181KS-133	0°C to +70°C	33.3	128-Lead PQFP	S-128
ADSP-2181BS-133	-40°C to +85°C	33.3	128-Lead PQFP	S-128
ADSP-2181KST-160	0°C to +70°C	40	128-Lead TQFP	ST-128
ADSP-2181KS-160	0°C to +70°C	40	128-Lead PQFP	S-128

-32-

^{*}S = Plastic Quad Flatpack (PQFP), ST = Plastic Thin Quad Flatpack (TQFP).