

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	- ·
Program Memory Size	
Program Memory Type	- ·
EEPROM Size	- ·
RAM Size	- ·
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	
Package / Case	-
Supplier Device Package	<u>.</u>
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf52256cvn66

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Up to 80 MHz processor core frequency
- 40 MHz or 33 MHz peripheral bus frequency
- Sixteen general-purpose, 32-bit data and address registers
- Implements ColdFire ISA_A with extensions to support the user stack pointer register and four new instructions for improved bit processing (ISA_A+)
- Enhanced Multiply-Accumulate (EMAC) unit with four 32-bit accumulators to support $16 \times 16 \rightarrow 32$ or $32 \times 32 \rightarrow 48$ operations
- Cryptographic Acceleration Unit (CAU)
 - Tightly-coupled coprocessor to accelerate software-based encryption and message digest functions
 - Support for DES, 3DES, AES, MD5, and SHA-1 algorithms
- System debug support
 - Real-time trace for determining dynamic execution path
 - Background debug mode (BDM) for in-circuit debugging (DEBUG_B+)
 - Real-time debug support, with six hardware breakpoints (4 PC, 1 address and 1 data) configurable into a 1- or 2-level trigger
- On-chip memories
 - Up to 64 KB dual-ported SRAM on CPU internal bus, supporting core, DMA, and USB access with standby power supply support for the first 16 KB
 - Up to 512 KB of interleaved flash memory supporting 2-1-1-1 accesses
- Power management
 - Fully static operation with processor sleep and whole chip stop modes
 - Rapid response to interrupts from the low-power sleep mode (wake-up feature)
 - Clock enable/disable for each peripheral when not used (except backup watchdog timer)
 - Software controlled disable of external clock output for low-power consumption
- FlexCAN 2.0B module
 - Based on and includes all existing features of the Freescale TouCAN module
 - Full implementation of the CAN protocol specification version 2.0B
 - Standard data and remote frames (up to 109 bits long)
 - Extended data and remote frames (up to 127 bits long)
 - Zero to eight bytes data length
 - Programmable bit rate up to 1 Mbit/s
 - Flexible message buffers (MBs), totalling up to 16 message buffers of 0–8 byte data length each, configurable as Rx or Tx, all supporting standard and extended messages
 - Unused MB space can be used as general purpose RAM space
 - Listen-only mode capability
 - Content-related addressing
 - No read/write semaphores
 - Three programmable mask registers: global for MBs 0–13, special for MB14, and special for MB15
 - Programmable transmit-first scheme: lowest ID or lowest buffer number
 - Time stamp based on 16-bit free-running timer
 - Global network time, synchronized by a specific message
 - Maskable interrupts
- Universal Serial Bus On-The-Go (USB OTG) dual-mode host and device controller
 - Full-speed / low-speed host controller
 - USB 1.1 and 2.0 compliant full-speed / low speed device controller
 - 16 bidirectional end points

MCF52259 ColdFire Microcontroller, Rev. 5

- Unused analog channels can be used as digital I/O
- Four 32-bit timers with DMA support
 - 12.5 ns resolution at 80 MHz
 - Programmable sources for clock input, including an external clock option
 - Programmable prescaler
 - Input capture capability with programmable trigger edge on input pin
 - Output compare with programmable mode for the output pin
 - Free run and restart modes
 - Maskable interrupts on input capture or output compare
 - DMA trigger capability on input capture or output compare
- Four-channel general purpose timer
 - 16-bit architecture
 - Programmable prescaler
 - Output pulse-widths variable from microseconds to seconds
 - Single 16-bit input pulse accumulator
 - Toggle-on-overflow feature for pulse-width modulator (PWM) generation
 - One dual-mode pulse accumulation channel
- Pulse-width modulation timer
 - Support for PCM mode (resulting in superior signal quality compared to conventional PWM)
 - Operates as eight channels with 8-bit resolution or four channels with 16-bit resolution
 - Programmable period and duty cycle
 - Programmable enable/disable for each channel
 - Software selectable polarity for each channel
 - Period and duty cycle are double buffered. Change takes effect when the end of the current period is reached (PWM counter reaches zero) or when the channel is disabled.
 - Programmable center or left aligned outputs on individual channels
 - Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies
 - Emergency shutdown
 - Two periodic interrupt timers (PITs)
 - 16-bit counter
 - Selectable as free running or count down
- Real-Time Clock (RTC)
 - Maintains system time-of-day clock
 - Provides stopwatch and alarm interrupt functions
 - Standby power supply (Vstby) keeps the RTC running when the system is shut down
- Software watchdog timer
 - 32-bit counter
 - Low-power mode support
- Backup watchdog timer (BWT)
 - Independent timer that can be used to help software recover from runaway code
 - 16-bit counter
 - Low-power mode support
- Clock generation features
 - Crystal, on-chip trimmed relaxation oscillator, or external oscillator reference options
 - Trimmed relaxation oscillator

- Pre-divider capable of dividing the clock source frequency into the PLL reference frequency range
- System can be clocked from PLL or directly from crystal oscillator or relaxation oscillator
- Low power modes supported
- $2^n (0 \le n \le 15)$ low-power divider for extremely low frequency operation
- Interrupt controller
 - Uniquely programmable vectors for all interrupt sources
 - Fully programmable level and priority for all peripheral interrupt sources
 - Seven external interrupt signals with fixed level and priority
 - Unique vector number for each interrupt source
 - Ability to mask any individual interrupt source or all interrupt sources (global mask-all)
 - Support for hardware and software interrupt acknowledge (IACK) cycles
 - Combinatorial path to provide wake-up from low-power modes
- DMA controller
 - Four fully programmable channels
 - Dual-address transfer support with 8-, 16-, and 32-bit data capability, along with support for 16-byte (4×32-bit) burst transfers
 - Source/destination address pointers that can increment or remain constant
 - 24-bit byte transfer counter per channel
 - Auto-alignment transfers supported for efficient block movement
 - Bursting and cycle-steal support
 - Software-programmable DMA requests for the UARTs (3) and 32-bit timers (4)
 - Channel linking support
- Reset
 - Separate reset in and reset out signals
 - Seven sources of reset:
 - Power-on reset (POR)
 - External
 - Software
 - Watchdog
 - Loss of clock / loss of lock
 - Low-voltage detection (LVD)
 - JTAG
 - Status flag indication of source of last reset
- Chip configuration module (CCM)
 - System configuration during reset
 - Selects one of six clock modes
 - Configures output pad drive strength
 - Unique part identification number and part revision number
- General purpose I/O interface
 - Up to 56 bits of general purpose I/O on 100-pin package
 - Up to 96 bits of general purpose I/O on 144-pin package
 - Bit manipulation supported via set/clear functions
 - Programmable drive strengths
 - Unused peripheral pins may be used as extra GPIO
 - JTAG support for system level board testing

1.2.5 On-Chip Memories

1.2.5.1 SRAM

The dual-ported SRAM module provides a general-purpose 64 KB memory block that the ColdFire core can access in a single cycle. The location of the memory block can be set to any 64 KB boundary within the 4 GB address space. This memory is ideal for storing critical code or data structures and for use as the system stack. Because the SRAM module is physically connected to the processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing commands from the debug module.

The SRAM module is also accessible by the DMA, FEC, and USB. The dual-ported nature of the SRAM makes it ideal for implementing applications with double-buffer schemes, where the processor and a DMA device operate in alternate regions of the SRAM to maximize system performance.

1.2.5.2 Flash Memory

The ColdFire flash module (CFM) is a non-volatile memory (NVM) module that connects to the processor's high-speed local bus. The CFM is constructed with four banks of 64 KB×16-bit flash memory arrays to generate 512 KB of 32-bit flash memory. These electrically erasable and programmable arrays serve as non-volatile program and data memory. The flash memory is ideal for program and data storage for single-chip applications, allowing for field reprogramming without requiring an external high voltage source. The CFM interfaces to the ColdFire core through an optimized read-only memory controller that supports interleaved accesses from the 2-cycle flash memory arrays. A backdoor mapping of the flash memory is used for all program, erase, and verify operations, as well as providing a read datapath for the DMA. Flash memory may also be programmed via the EzPort, which is a serial flash memory programming interface that allows the flash memory to be read, erased and programmed by an external controller in a format compatible with most SPI bus flash memory chips.

1.2.6 Cryptographic Acceleration Unit

The MCF52235 device incorporates two hardware accelerators for cryptographic functions. First, the CAU is a coprocessor tightly-coupled to the V2 ColdFire core that implements a set of specialized operations to increase the throughput of software-based encryption and message digest functions, specifically the DES, 3DES, AES, MD5 and SHA-1 algorithms. Second, a random number generator provides FIPS-140 compliant 32-bit values to security processing routines. Both modules supply critical acceleration to software-based cryptographic algorithms at a minimal hardware cost.

1.2.7 Power Management

The device incorporates several low-power modes of operation entered under program control and exited by several external trigger events. An integrated power-on reset (POR) circuit monitors the input supply and forces an MCU reset as the supply voltage rises. The low voltage detector (LVD) monitors the supply voltage and is configurable to force a reset or interrupt condition if it falls below the LVD trip point. The RAM standby switch provides power to RAM when the supply voltage to the chip falls below the standby battery voltage.

1.2.8 FlexCAN

The FlexCAN module is a communication controller implementing version 2.0 of the CAN protocol parts A and B. The CAN protocol can be used as an industrial control serial data bus, meeting the specific requirements of reliable operation in a harsh EMI environment with high bandwidth. This instantiation of FlexCAN has 16 message buffers.

1.2.9 Mini-FlexBus

A multi-function external bus interface called the Mini-FlexBus is provided on the device with basic functionality of interfacing to slave-only devices with a maximum slave bus frequency up to 40 MHz in 1:2 mode and 80 MHz in 1:1 mode. It can be directly connected to the following asynchronous or synchronous devices with little or no additional circuitry:

- External ROMs
- Flash memories
- Programmable logic devices
- Other simple target (slave) devices

The Mini-FlexBus is a subset of the FlexBus module found on higher-end ColdFire microprocessors. The Mini-FlexBus minimizes package pin-outs while maintaining a high level of configurability and functionality.

1.2.10 USB On-The-Go Controller

The device includes a Universal Serial Bus On-The-Go (USB OTG) dual-mode controller. USB is a popular standard for connecting peripherals and portable consumer electronic devices such as digital cameras and handheld computers to host PCs. The OTG supplement to the USB specification extends USB to peer-to-peer application, enabling devices to connect directly to each other without the need for a PC. The dual-mode controller on the device can act as a USB OTG host and as a USB device. It also supports full-speed and low-speed modes.

1.2.11 Fast Ethernet Controller (FEC)

The Ethernet media access controller (MAC) supports 10 and 100 Mbps Ethernet/IEEE 802.3 networks. An external transceiver interface and transceiver function are required to complete the interface to the media. The FEC supports three different standard MAC-PHY (physical) interfaces for connection to an external Ethernet transceiver. The FECs supports the 10/100 Mbps MII, and the 10 Mbps-only 7-wire interface.

1.2.12 UARTs

The device has three full-duplex UARTs that function independently. The three UARTs can be clocked by the system bus clock, eliminating the need for an external clock source. On smaller packages, the third UART is multiplexed with other digital I/O functions.

1.2.13 I2C Bus

The processor includes two I2C modules. The I2C bus is an industry-standard, two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange and minimizes the interconnection between devices. This bus is suitable for applications requiring occasional communications over a short distance between many devices.

1.2.14 QSPI

The queued serial peripheral interface (QSPI) provides a synchronous serial peripheral interface with queued transfer capability. It allows up to 16 transfers to be queued at once, minimizing the need for CPU intervention between transfers.

1.2.15 Fast ADC

The fast ADC consists of an eight-channel input select multiplexer and two independent sample and hold (S/H) circuits feeding separate 12-bit ADCs. The two separate converters store their results in accessible buffers for further processing. Signals on the SYNCA and SYNCB pins initiate an ADC conversion.

1.2.27 GPIO

Nearly all pins on the device have general purpose I/O capability and are grouped into 8-bit ports. Some ports do not use all eight bits. Each port has registers that configure, monitor, and control the port pin.

1.2.28 Part Numbers and Packaging

This product is RoHS-compliant. Refer to the product page at freescale.com or contact your sales office for up-to-date RoHS information.

Freescale Part Number	FlexCAN	Encryption	Speed (MHz)	Flash (KB)	SRAM (KB)	Package	Temp range (°C)	
MCF52252AF80	—	—	80	256	32	100 LQFP	0 to +70	
MCF52252CAF66	•	—	66	250	52		-40 to +85	
MCF52254AF80	—	—	80	512	64	100 LQFP	0 to +70	
MCF52254CAF66	•	—	66	512	04		-40 to +85	
MCF52255CAF80	•	•	80	512	64	100 LQFP	-40 to +85	
MCF52256AG80	—	—	80		32	144 LQFP	0 to +70	
MCF52256CAG66	•	—	66	256	64		-40 to +85	
MCF52256CVN66	•	—	66	250	64	144 MAPBGA	-40 to +85	
MCF52256VN80	—	—	80		32		0 to +70	
MCF52258AG80	—	—	80			144 LQFP	0 to +70	
MCF52258CAG66	•	—	66	512	510	64	144 LQFP	-40 to +85
MCF52258CVN66	•	—	66	512	04	144 MAPBGA	-40 to +85	
MCF52258VN80	—	—	80				0 to +70	
MCF52259CAG80	•	•	80	512	64	144 LQFP	-40 to +85	
MCF52259CVN80	•	•	00	512	04	144 MAPBGA	-40 to +85	

 Table 2. Orderable part number summary

Figure 2 shows the pinout configuration for the 144 LQFP.






Figure 2. 144 LQFP Pin Assignment





MCF52259 ColdFire Microcontroller, Rev.

S

16

Freescale

				·····,				· · · · /		
Pin Group	Primary Function	Secondary Function (Alt 1)	Tertiary Function (Alt 2)	Quaternary Function (GPIO)	Slew Rate	Drive Strength/Co ntrol ¹	Pull-up/ Pull-down ²	Pin on 144 MAPBGA	Pin on 144 LQFP	Pin on 100 LQFP
FEC	FEC_COL	—		PTI0	PSRRH[0]	PDSRH[0]	—	B11	109	76
	FEC_CRS	—		PTI1	PSRRH[1]	PDSRH[1]	—	B12	108	75
	FEC_RXCLK	—		PTI2	PSRRH[2]	PDSRH[2]	—	B8	120	87
	FEC_RXD[3:0]	—	_	PTI[6:3]	PSRRH[6:3]	PDSRH[6:3]	_	D7, C7, B7, A8	127, 126, 123, 122	94, 93, 90, 89
	FEC_RXDV	—		PTI7	PSRRH[7]	PDSRH[7]	—	C8	121	88
	FEC_RXER	—		PTJ0	PSRRH[8]	PDSRH[8]	—	A9	119	86
	FEC_TXCLK	—	_	PTJ1	PSRRH[9]	PDSRH[9]	—	B9	117	84
	FEC_TXD[3:0]	_	_	PTJ[5:2]	PSRRH[13:10]	PDSRH[13:1 0]	—	A11, B10, C9, D9	110–113	77, 78, 79, 80
FEC	FEC_TXEN	—	_	PTJ6	PSRRH[14]	PDSRH[14]	—	A10	116	83
	FEC_TXER	—	_	PTJ7	PSRRH[15]	PDSRH[15]	—	D8	118	85
12C0 ³	I2C_SCL0	—	UTXD2	PAS0	PSRR[0]	PDSR[0]	Pull-Up ⁴	H1	28	22
	I2C_SDA0	—	URXD2	PAS1	PSRR[0]	PDSR[0]	Pull-Up ⁴	H2	29	23
Interrupts	IRQ7	—		PNQ7	Low	Low	Pull-Up ⁴	E12	96	63
	IRQ5	FEC_MDC		PNQ5	Low	Low	Pull-Up ⁴	A7	128	95
	IRQ3	FEC_MDIO		PNQ3	Low	Low	Pull-Up ⁴	A6	129	96
	IRQ1	—	USB_ALT CLK	PNQ1	Low	High	Pull-Up ⁴	E9	103	70
JTAG/BDM	JTAG_EN	_	_		N/A	N/A	Pull-Down	M2	44	32
	TCLK/ PSTCLK/ CLKOUT	_	FB_CLK	—	Low	Low	Pull-Up ⁵	М3	43	31
	TDI/DSI	—	—	—	N/A	N/A	Pull-Up ⁵	L1	40	28
	TDO/DSO	—	_	_	Low	Low	—	L2	41	29
	TMS/BKPT	—		—	N/A	N/A	Pull-Up ⁵	K1	38	26
	TRST/DSCLK		—	_	N/A	N/A	Pull-Up ⁵	K2	39	27

MCF52259 ColdFire Microcontroller, Rev. 5

19

Table 3. Pin Functions by Primary and Alternate Purpose (continued)

Family Configurations

e D
=
_
< <
-
0
×
0
_
_
-
8
2
_
ໜ
- a
-
0
<u> </u>
10
••

		Table	e 3. Pin Fu	inctions by	Primary and A	Alternate Pur	pose (conti	nued)		
Pin Group	Primary Function	Secondary Function (Alt 1)	Tertiary Function (Alt 2)	Quaternary Function (GPIO)	Slew Rate	Drive Strength/Co ntrol ¹	Pull-up/ Pull-down ²	Pin on 144 MAPBGA	Pin on 144 LQFP	Pin on 100 LQFP
Mini-	FB_ALE	FB_CS1	—	PAS2	PSRRL[20]	PDSRL[20]		K3	37	—
FlexBus ⁹	FB_AD[7:0]			PTE[7:0]	PSRRL[7:0]	PDSRL[7:0]		J2, J1, K4, K6, J6, M6, L6, L7	34–36; 53–57	
	FB_AD[15:8]	_	_	PTF[7:0]	PSRRL[15:8]	PDSRL[15:8]	_	C4, B2, C3, C2, D3, E3, J3, J4	136, 2–6, 32–33	_
	FB_AD[19:16]	_	_	PTG[3:0]	PSRRL[19:16]	PDSRL[19:16]	_	B6, C6, D6, C5	130–133	_
	FB_CS0	—	—	PTG5	PSRRL[21]	PDSRL[21]	—	M5	52	—
	FB_R/W	—	—	PTG7	PSRRL[31]	PDSRL[31]	—	M4	45	—
	FB_OE	—	—	PTG6	PSRRL[30]	PDSRL[30]	—	B5	137	—
	FB_D7	CANRX	—	PTH5	PSRRL[29]	PDSRL[29]	—	A5	138	—
	FB_D6	CANTX	—	PTH4	PSRRL[28]	PDSRL[28]	_	A4	139	—
	FB_D5	I2C_SCL1	—	PTH3	PSRRL[27]	PDSRL[27]	Pull-Up ⁶	B4	140	—
	FB_D4	I2C_SDA1	—	PTH2	PSRRL[26]	PDSRL[26]	Pull-Up ⁶	B3	1	—
	FB_D3	USB_ VBUSD	_	PTH1	PSRRL[25]	PDSRL[25]	_	L4	46	
	FB_D2	USB_ VBUSE	_	PTH0	PSRRL[24]	PDSRL[24]		K5	47	
	FB_D1	SYNCA	—	PTH7	PSRRL[23]	PDSRL[23]	—	L5	50	—
	FB_D0	SYNCB	—	PTH6	PSRRL[22]	PDSRL[22]		J5	51	—
Standby Voltage	VSTBY	—	—	—	N/A	N/A	—	J12	78	55
VDD ¹⁰	VDD		_		N/A	N/A		E5–E8; F5; G5; H5–7; J7	7; 20; 30; 48; 59; 92; 100; 115; 125; 135	1; 14; 24; 33; 36; 67; 82; 92

22

2.2 Current Consumption

Characteristic	Symbol	Typical ¹ Active (SRAM)	Typical ¹ Active (Flash)	Peak ² (Flash)	Unit
PLL @ 8 MHz	I _{DD}	22	30	36	mA
PLL @ 16 MHz		31	45	60	
PLL @ 64 MHz		84	100	155	
PLL @ 80 MHz		102	118	185	
 RAM standby supply current Normal operation: V_{DD} > V_{STBY} - 0.3 V Standby operation: V_{DD} < V_{SS} + 0.5 V 	I _{STBY}			5 20	μ Α μ Α
Analog supply current Normal operation 	I _{DDA}	2 ³		15	mA
USB supply current	I _{DDUSB}	-	_	2	mA
PLL supply current	I _{DDPLL}	_	_	6 ⁴	mA

Table 5. Typical Active Current Consumption Specifications

¹ Tested at room temperature with CPU polling a status register. All clocks were off except the UART and CFM (when running from flash memory).

- ² Peak current measured with all modules active, CPU polling a status register, and default drive strength with matching load.
- ³ Tested using Auto Power Down (APD), which powers down the ADC between conversions; ADC running at 4 MHz in Once Parallel mode with a sample rate of 3 kHz.
- ⁴ Tested with the PLL MFD set to 7 (max value). Setting the MFD to a lower value results in lower current consumption.

Table 6. Current Consumption in Low-Power Mode, Code From Flash Memory^{1,2,3}

Mode	8 MHz (Typ)	16 MHz (Typ)	64 MHz (Typ)	80 MHz (Typ)	Unit	Symbol		
Stop mode 3 (Stop 11) ⁴		0.150						
Stop mode 2 (Stop 10) ⁴		7.0						
Stop mode 1 (Stop 01) ^{4,5}	9	10	15	17				
Stop mode 0 (Stop 00) ⁵	9	10	15	17	mA	I _{DD}		
Wait / Doze	21	32	56	65				
Run	23	36	70	81				

¹ All values are measured with a 3.30 V power supply. Tests performed at room temperature.

² Refer to the Power Management chapter in the *MCF52259 Reference Manual* for more information on low-power modes.

³ CLKOUT, PST/DDATA signals, and all peripheral clocks except UART0 and CFM off before entering low-power mode. CLKOUT is disabled.

⁴ See the description of the Low-Power Control Register (LPCR) in the MCF52259 Reference Manual for more information on stop modes 0–3.

⁵ Results are identical to STOP 00 for typical values because they only differ by CLKOUT power consumption. CLKOUT is already disabled in this instance prior to entering low-power mode.

	Characteristic	;	Symbol	Value	Unit
100 LQFP	Junction to ambient, natural convection	Single layer board (1s)	θ_{JA}	53 ^{13,14}	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	θ _{JA}	39 ^{1,15}	°C/W
	Junction to ambient, (@200 ft/min)	Single layer board (1s)	θ _{JMA}	42 ^{1,3}	°C/W
	Junction to ambient, (@200 ft/min)	Four layer board (2s2p)	θ _{JMA}	33 ^{1,3}	°C/W
	Junction to board	—	θ _{JB}	25 ¹⁶	°C/W
	Junction to case	—	θ _{JC}	9 ¹⁷	°C/W
	Junction to top of package	Natural convection	Ψ _{jt}	2 ¹⁸	°C/W
	Maximum operating junction temperature	—	Tj	105	°C

Table 8. Thermal Characteristics (continued)

 θ_{JA} and Ψ_{jt} parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of θ_{JA} and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the Ψ_{jt} parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.

- ² Per JEDEC JESD51-2 with the single-layer board (JESD51-3) horizontal.
- ³ Per JEDEC JESD51-6 with the board JESD51-7) horizontal.
- ⁴ Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- ⁵ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- ⁶ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.
- ⁷ θ_{JA} and Ψ_{jt} parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of θ_{JA} and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the Ψ_{jt} parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.
- ⁸ Per JEDEC JESD51-2 with the single-layer board (JESD51-3) horizontal.
- ⁹ Per JEDEC JESD51-6 with the board JESD51-7) horizontal.
- ¹⁰ Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- ¹¹ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- ¹² Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.
- ¹³ θ_{JA} and Ψ_{jt} parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of θ_{JA} and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the Ψ_{jt} parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.
- ¹⁴ Per JEDEC JESD51-2 with the single-layer board (JESD51-3) horizontal.
- ¹⁵ Per JEDEC JESD51-6 with the board JESD51-7) horizontal.

² Reprogramming of a flash memory array block prior to erase is not required.

2.5 EzPort Electrical Specifications

Table 11. EzPort Electrical Specifications

Name	Characteristic	Min	Max	Unit
EP1	EPCK frequency of operation (all commands except READ)		f _{sys} / 2	MHz
EP1a	EPCK frequency of operation (READ command)	_	f _{sys} / 8	MHz
EP2	EPCS_b negation to next EPCS_b assertion	$2 \times T_{cyc}$		ns
EP3	EPCS_B input valid to EPCK high (setup)	5	_	ns
EP4	EPCK high to EPCS_B input invalid (hold)	5	_	ns
EP5	EPD input valid to EPCK high (setup)	2		ns
EP6	EPCK high to EPD input invalid (hold)	5	_	ns
EP7	EPCK low to EPQ output valid (out setup)	—	12	ns
EP8	EPCK low to EPQ output invalid (out hold)	0		ns
EP9	EPCS_B negation to EPQ tri-state		12	ns

2.6 ESD Protection

Table 12. ESD Protection Characteristics^{1, 2}

Characteristics	Symbol	Value	Units
ESD target for Human Body Model	HBM	2000	V
ESD target for Machine Model	MM	200	V
HBM circuit description	R _{series}	1500	Ω
	С	100	pF
MM circuit description	R _{series}	0	Ω
	С	200	pF
Number of pulses per pin (HBM) Positive pulses Negative pulses 	_	1	—
Number of pulses per pin (MM) Positive pulses Negative pulses 		3 3	_
Interval of pulses	—	1	sec

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

2.7 DC Electrical Specifications

Characteristic	Symbol	Min	Max	Unit
Supply voltage	V _{DD}	3.0	3.6	V
Standby voltage	V _{STBY}	1.8	3.5	V
Input high voltage	V _{IH}	$0.7 \times V_{DD}$	4.0	V
Input low voltage	V _{IL}	$V_{SS} - 0.3$	$0.35 imes V_{DD}$	V
Input hysteresis ²	V _{HYS}	$0.06 \times V_{DD}$	_	mV
Low-voltage detect trip voltage (V _{DD} falling)	V _{LVD}	2.15	2.3	V
Low-voltage detect hysteresis (V _{DD} rising)	V _{LVDHYS}	60	120	mV
Input leakage current V _{in} = V _{DD} or V _{SS} , digital pins	l _{in}	-1.0	1.0	μA
Output high voltage (all input/output and all output pins) $I_{OH} = -2.0 \text{ mA}$	V _{OH}	V _{DD} – 0.5	—	V
Output low voltage (all input/output and all output pins) $I_{OL} = 2.0 \text{ mA}$	V _{OL}	_	0.5	V
Output high voltage (high drive) I _{OH} = -5 mA	V _{OH}	V _{DD} – 0.5	_	V
Output low voltage (high drive) I _{OL} = 5 mA	V _{OL}	_	0.5	V
Output high voltage (low drive) I _{OH} = -2 mA	V _{OH}	V _{DD} - 0.5	_	V
Output low voltage (low drive) I _{OL} = 2 mA	V _{OL}	—	0.5	V
Weak internal pull Up device current, tested at V_{IL} Max. ³	I _{APU}	-10	-130	μA
Input Capacitance ⁴ All input-only pins All input/output (three-state) pins 	C _{in}		7 7	pF

Table 13. DC Electrical Specifications ¹

¹ Refer to Table 14 for additional PLL specifications.

² Only for pins: IRQ1, IRQ3. IRQ5, IRQ7, RSTIN_B, TEST, RCON_B, PCS0, SCK, I2C_SDA, I2C_SCL, TCLK, TRST_B

³ Refer to Table 3 for pins having internal pull-up devices.

⁴ This parameter is characterized before qualification rather than 100% tested.

2.8 Clock Source Electrical Specifications

Table 14. Oscillator and PLL Specifications

$(V_{DD} \text{ and } V_{DDPLL} = 3.0 \text{ to } 3.6 \text{ V},$	', V _{SS} = V _{SSPL}	L = 0 V
-------------------------------------------------------------------	----------------------------------------	---------

Characteristic	Symbol	Min	Max	Unit
Clock Source Frequency Range of EXTAL Frequency Range • Crystal • External ¹	f _{crystal} f _{ext}	12 0	25.0 ² 66.67 or 80	MHz
PLL reference frequency range	f _{ref_pll}	2	10.0	MHz
System frequency ³ External clock mode On-chip PLL frequency 	f _{sys}	0 f _{ref} / 32	66.67 or 80 ⁴ 66.67 or 80 ⁴	MHz
Loss of reference frequency ^{5, 7}	f _{LOR}	100	1000	kHz
Self clocked mode frequency ⁶	f _{SCM}	1	5	MHz
Crystal start-up time ^{7, 8}	t _{cst}		0.1	ms
EXTAL input high voltage External reference 	V _{IHEXT}	2.0	3.0 ²	V
EXTAL input low voltage External reference 	V _{ILEXT}	V _{SS}	0.8	V
PLL lock time ^{4,9}	t _{ipii}	_	500	μS
Duty cycle of reference ⁴	t _{dc}	40	60	% f _{ref}
Frequency un-LOCK range	f _{UL}	-1.5	1.5	% f _{ref}
Frequency LOCK range	f _{LCK}	-0.75	0.75	% f _{ref}
CLKOUT period jitter ^{4, 5, 10,11} , measured at f _{SYS} Max • Peak-to-peak (clock edge to clock edge) • Long term (averaged over 2 ms interval)	C _{jitter}	_	10 .01	% f _{sys}
On-chip oscillator frequency	f _{oco}	7.84	8.16	MHz

¹ In external clock mode, it is possible to run the chip directly from an external clock source without enabling the PLL.

² This value has been updated.

³ All internal registers retain data at 0 Hz.

- ⁴ Depending on packaging; see the orderable part number summary (Table 2).
- ⁵ Loss of Reference Frequency is the reference frequency detected internally, which transitions the PLL into self clocked mode.
- ⁶ Self clocked mode frequency is the frequency at which the PLL operates when the reference frequency falls below f_{LOR} with default MFD/RFD settings.
- ⁷ This parameter is characterized before qualification rather than 100% tested.
- ⁸ Proper PC board layout procedures must be followed to achieve specifications.
- ⁹ This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- ¹⁰ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDPLL} and V_{SSPLL} and variation in crystal oscillator frequency increase the C_{jitter} percentage for a given interval.
- 11 Based on slow system clock of 40 MHz measured at $\rm f_{sys}$ max.




Figure 6. Mini-FlexBus Write Timing

2.11 Fast Ethernet Timing Specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

MCF52259 ColdFire Microcontroller, Rev. 5

• $25 \text{ pF} / 25 \Omega$ for low drive

NUM	Characteristic	Symbol	Min	Мах	Unit
G1	CLKOUT High to GPIO Output Valid	t _{CHPOV}	—	10	ns
G2	CLKOUT High to GPIO Output Invalid	t _{CHPOI}	1.5	—	ns
G3	GPIO Input Valid to CLKOUT High	t _{PVCH}	9	_	ns
G4	CLKOUT High to GPIO Input Invalid	t _{CHPI}	1.5	—	ns

Table 21. GPIO Timing




Figure 11. GPIO Timing

2.13 Reset Timing

Table 22. Reset and Configuration Override Timing

 $(V_{DD}$ = 3.0 to 3.6 V, V_{SS} = 0 V, T_{A} = T_{L} to $T_{H})^{1}$

NUM	Characteristic	Symbol	Min	Мах	Unit
R1	RSTI input valid to CLKOUT High	t _{RVCH}	9	—	ns
R2	CLKOUT High to RSTI Input invalid	t _{CHRI}	1.5	_	ns
R3	RSTI input valid time ²	t _{RIVT}	5	_	t _{CYC}
R4	CLKOUT High to RSTO Valid	t _{CHROV}	_	10	ns

 $^1\,$ All AC timing is shown with respect to 50% V_{DD} levels unless otherwise noted.

² During low power STOP, the synchronizers for the RSTI input are bypassed and RSTI is asserted asynchronously to the system. Thus, RSTI must be held a minimum of 100 ns.




Figure 12. RSTI and Configuration Override Timing

Figure 13 shows timing for the values in Table 23 and Table 24.




Figure 13. I2C Input/Output Timings

2.15 Analog-to-Digital Converter (ADC) Parameters

Table 25 lists specifications for the analog-to-digital converter.

Table 2	25. ADC	Parameters ¹
---------	---------	-------------------------

Name	Characteristic	Min	Typical	Max	Unit	
V _{REFL}	Low reference voltage	V _{SSA}	_	V _{SSA} + 50 mV	V	
V _{REFH}	High reference voltage	V _{DDA} - 50 mV	—	V _{DDA}	V	
V_{DDA}	ADC analog supply voltage	3.1	3.3	3.6	V	
V _{ADIN}	Input voltages	V _{REFL}	—	V _{REFH}	V	
RES	Resolution	12	—	12	Bits	
INL	Integral non-linearity (full input signal range) ²		±2.5	±3	LSB ³	
INL	Integral non-linearity (10% to 90% input signal range) ⁴	_	±2.5	±3	LSB	
DNL	Differential non-linearity	_	-1 < DNL < +1	<+1	LSB	
	Monotonicity	GUARANTEED				
f _{ADIC}	ADC internal clock	0.1	—	5.0	MHz	
R _{AD}	Conversion range	V _{REFL}	—	V _{REFH}	V	
t _{ADPU}	ADC power-up time ⁵	_	6	13	t _{AIC} cycles ⁶	
t _{REC}	Recovery from auto standby	_	0	1	t _{AIC} cycles	
t _{ADC}	Conversion time	_	6	_	t _{AIC} cycles	
t _{ADS}	Sample time	_	1	_	t _{AIC} cycles	
C _{ADI}	Input capacitance	_	See Figure 14	_	pF	
X _{IN}	Input impedance	_	See Figure 14	_	W	
I _{ADI}	Input injection current ⁷ , per pin	_	—	3	mA	
I _{VREFH}	V _{REFH} current	_	0	_	mA	
V _{OFFSET}	Offset voltage internal reference	_	±8	±15	mV	
E _{GAIN}	Gain error (transfer path)	.99	1	1.01	—	
V _{OFFSET}	Offset voltage external reference	—	±3	9	mV	

Name	Characteristic	Min	Typical	Max	Unit
SNR	Signal-to-noise ratio	_	62 to 66	_	dB
THD	Total harmonic distortion		-75	_	dB
SFDR	Spurious free dynamic range	_	67 to 70.3	_	dB
SINAD	Signal-to-noise plus distortion	_	61 to 63.9	_	dB
ENOB	Effective number of bits	9.1	10.6		Bits

 Table 25. ADC Parameters¹ (continued)

¹ All measurements are preliminary pending full characterization, and made at V_{DD} = 3.3 V, V_{REFH} = 3.3 V, and V_{REFL} = ground

 $^2\,$ INL measured from V_{IN} = V_{REFL} to V_{IN} = V_{REFH}

³ LSB = Least Significant Bit

 $^4~$ INL measured from V_{IN} = 0.1 V_{REFH} to V_{IN} = 0.9 V_{REFH}


 5 Includes power-up of ADC and V_{REF}

⁶ ADC clock cycles

⁷ Current that can be injected or sourced from an unselected ADC signal input without impacting the performance of the ADC

2.16 Equivalent Circuit for ADC Inputs

Figure 14 shows the ADC input circuit during sample and hold. S1 and S2 are always open/closed at the same time that S3 is closed/open. When S1/S2 are closed and S3 is open, one input of the sample and hold circuit moves to $(V_{REFH}-V_{REFL})/2$, while the other charges to the analog input voltage. When the switches are flipped, the charge on C1 and C2 are averaged via S3, with the result that a single-ended analog input is switched to a differential voltage centered about $(V_{REFH}-V_{REFL})/2$. The switches switch on every cycle of the ADC clock (open one-half ADC clock, closed one-half ADC clock). There are additional capacitances associated with the analog input pad, routing, etc., but these do not filter into the S/H output voltage, as S1 provides isolation during the charge-sharing phase. One aspect of this circuit is that there is an on-going input current, which is a function of the analog input voltage, V_{REF} and the ADC clock frequency.



- 1. Parasitic capacitance due to package, pin-to-pin and pin-to-package base coupling; 1.8 pF
- 2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing; 2.04 pF
- 3. Equivalent resistance for the channel select mux; 100Ω
- 4. Sampling capacitor at the sample and hold circuit. Capacitor C1 is normally disconnected from the input and is only connected to it at sampling time; 1.4 pF
- 5. Equivalent input impedance, when the input is selected = 1

(ADC Clock Rate) \times (1.4 \times 10⁻¹²)

Figure 14. Equivalent Circuit for A/D Loading

MCF52259 ColdFire Microcontroller, Rev. 5

