



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                         |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                  |
| Core Processor             | Coldfire V2                                                                                                                                             |
| Core Size                  | 32-Bit Single-Core                                                                                                                                      |
| Speed                      | 80MHz                                                                                                                                                   |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, QSPI, UART/USART, USB OTG                                                                                  |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                 |
| Number of I/O              | 96                                                                                                                                                      |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                        |
| Program Memory Type        | FLASH                                                                                                                                                   |
| EEPROM Size                | -                                                                                                                                                       |
| RAM Size                   | 64K x 8                                                                                                                                                 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V                                                                                                                                               |
| Data Converters            | A/D 8x12b                                                                                                                                               |
| Oscillator Type            | Internal                                                                                                                                                |
| Operating Temperature      | 0°C ~ 70°C (TA)                                                                                                                                         |
| Mounting Type              | Surface Mount                                                                                                                                           |
| Package / Case             | 144-LQFP                                                                                                                                                |
| Supplier Device Package    | 144-LQFP (20x20)                                                                                                                                        |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf52258ag80">https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf52258ag80</a> |

# Table of Contents

|     |                                                  |    |      |                                                          |    |
|-----|--------------------------------------------------|----|------|----------------------------------------------------------|----|
| 1   | Family Configurations . . . . .                  | 3  | 2.10 | Mini-FlexBus External Interface Specifications . . . . . | 32 |
| 1.1 | Block Diagram . . . . .                          | 4  | 2.11 | Fast Ethernet Timing Specifications . . . . .            | 33 |
| 1.2 | Features . . . . .                               | 4  | 2.12 | General Purpose I/O Timing . . . . .                     | 35 |
| 2   | Electrical Characteristics . . . . .             | 24 | 2.13 | Reset Timing . . . . .                                   | 36 |
| 2.1 | Maximum Ratings . . . . .                        | 24 | 2.14 | I2C Input/Output Timing Specifications . . . . .         | 37 |
| 2.2 | Current Consumption . . . . .                    | 25 | 2.15 | Analog-to-Digital Converter (ADC) Parameters . . . . .   | 38 |
| 2.3 | Thermal Characteristics . . . . .                | 26 | 2.16 | Equivalent Circuit for ADC Inputs . . . . .              | 39 |
| 2.4 | Flash Memory Characteristics . . . . .           | 28 | 2.17 | DMA Timers Timing Specifications . . . . .               | 40 |
| 2.5 | EzPort Electrical Specifications . . . . .       | 29 | 2.18 | QSPI Electrical Specifications . . . . .                 | 40 |
| 2.6 | ESD Protection . . . . .                         | 29 | 2.19 | JTAG and Boundary Scan Timing . . . . .                  | 40 |
| 2.7 | DC Electrical Specifications . . . . .           | 30 | 2.20 | Debug AC Timing Specifications . . . . .                 | 43 |
| 2.8 | Clock Source Electrical Specifications . . . . . | 31 | 3    | Package Information . . . . .                            | 44 |
| 2.9 | USB Operation . . . . .                          | 32 | 4    | Revision History . . . . .                               | 45 |

## Family Configurations

- Up to 80 MHz processor core frequency
- 40 MHz or 33 MHz peripheral bus frequency
- Sixteen general-purpose, 32-bit data and address registers
- Implements ColdFire ISA\_A with extensions to support the user stack pointer register and four new instructions for improved bit processing (ISA\_A+)
- Enhanced Multiply-Accumulate (EMAC) unit with four 32-bit accumulators to support  $16 \times 16 \rightarrow 32$  or  $32 \times 32 \rightarrow 48$  operations
- Cryptographic Acceleration Unit (CAU)
  - Tightly-coupled coprocessor to accelerate software-based encryption and message digest functions
  - Support for DES, 3DES, AES, MD5, and SHA-1 algorithms
- System debug support
  - Real-time trace for determining dynamic execution path
  - Background debug mode (BDM) for in-circuit debugging (DEBUG\_B+)
  - Real-time debug support, with six hardware breakpoints (4 PC, 1 address and 1 data) configurable into a 1- or 2-level trigger
- On-chip memories
  - Up to 64 KB dual-ported SRAM on CPU internal bus, supporting core, DMA, and USB access with standby power supply support for the first 16 KB
  - Up to 512 KB of interleaved flash memory supporting 2-1-1-1 accesses
- Power management
  - Fully static operation with processor sleep and whole chip stop modes
  - Rapid response to interrupts from the low-power sleep mode (wake-up feature)
  - Clock enable/disable for each peripheral when not used (except backup watchdog timer)
  - Software controlled disable of external clock output for low-power consumption
- FlexCAN 2.0B module
  - Based on and includes all existing features of the Freescale TouCAN module
  - Full implementation of the CAN protocol specification version 2.0B
    - Standard data and remote frames (up to 109 bits long)
    - Extended data and remote frames (up to 127 bits long)
    - Zero to eight bytes data length
    - Programmable bit rate up to 1 Mbit/s
  - Flexible message buffers (MBs), totalling up to 16 message buffers of 0–8 byte data length each, configurable as Rx or Tx, all supporting standard and extended messages
  - Unused MB space can be used as general purpose RAM space
  - Listen-only mode capability
  - Content-related addressing
  - No read/write semaphores
  - Three programmable mask registers: global for MBs 0–13, special for MB14, and special for MB15
  - Programmable transmit-first scheme: lowest ID or lowest buffer number
  - Time stamp based on 16-bit free-running timer
  - Global network time, synchronized by a specific message
  - Maskable interrupts
- Universal Serial Bus On-The-Go (USB OTG) dual-mode host and device controller
  - Full-speed / low-speed host controller
  - USB 1.1 and 2.0 compliant full-speed / low speed device controller
  - 16 bidirectional end points

## Family Configurations

- Unused analog channels can be used as digital I/O
- Four 32-bit timers with DMA support
  - 12.5 ns resolution at 80 MHz
  - Programmable sources for clock input, including an external clock option
  - Programmable prescaler
  - Input capture capability with programmable trigger edge on input pin
  - Output compare with programmable mode for the output pin
  - Free run and restart modes
  - Maskable interrupts on input capture or output compare
  - DMA trigger capability on input capture or output compare
- Four-channel general purpose timer
  - 16-bit architecture
  - Programmable prescaler
  - Output pulse-widths variable from microseconds to seconds
  - Single 16-bit input pulse accumulator
  - Toggle-on-overflow feature for pulse-width modulator (PWM) generation
  - One dual-mode pulse accumulation channel
- Pulse-width modulation timer
  - Support for PCM mode (resulting in superior signal quality compared to conventional PWM)
  - Operates as eight channels with 8-bit resolution or four channels with 16-bit resolution
  - Programmable period and duty cycle
  - Programmable enable/disable for each channel
  - Software selectable polarity for each channel
  - Period and duty cycle are double buffered. Change takes effect when the end of the current period is reached (PWM counter reaches zero) or when the channel is disabled.
  - Programmable center or left aligned outputs on individual channels
  - Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies
  - Emergency shutdown
- Two periodic interrupt timers (PITs)
  - 16-bit counter
  - Selectable as free running or count down
- Real-Time Clock (RTC)
  - Maintains system time-of-day clock
  - Provides stopwatch and alarm interrupt functions
  - Standby power supply (Vstby) keeps the RTC running when the system is shut down
- Software watchdog timer
  - 32-bit counter
  - Low-power mode support
- Backup watchdog timer (BWT)
  - Independent timer that can be used to help software recover from runaway code
  - 16-bit counter
  - Low-power mode support
- Clock generation features
  - Crystal, on-chip trimmed relaxation oscillator, or external oscillator reference options
  - Trimmed relaxation oscillator

- Pre-divider capable of dividing the clock source frequency into the PLL reference frequency range
- System can be clocked from PLL or directly from crystal oscillator or relaxation oscillator
- Low power modes supported
- $2^n$  ( $0 \leq n \leq 15$ ) low-power divider for extremely low frequency operation
- Interrupt controller
  - Uniquely programmable vectors for all interrupt sources
  - Fully programmable level and priority for all peripheral interrupt sources
  - Seven external interrupt signals with fixed level and priority
  - Unique vector number for each interrupt source
  - Ability to mask any individual interrupt source or all interrupt sources (global mask-all)
  - Support for hardware and software interrupt acknowledge (IACK) cycles
  - Combinatorial path to provide wake-up from low-power modes
- DMA controller
  - Four fully programmable channels
  - Dual-address transfer support with 8-, 16-, and 32-bit data capability, along with support for 16-byte (4×32-bit) burst transfers
  - Source/destination address pointers that can increment or remain constant
  - 24-bit byte transfer counter per channel
  - Auto-alignment transfers supported for efficient block movement
  - Bursting and cycle-steal support
  - Software-programmable DMA requests for the UARTs (3) and 32-bit timers (4)
  - Channel linking support
- Reset
  - Separate reset in and reset out signals
  - Seven sources of reset:
    - Power-on reset (POR)
    - External
    - Software
    - Watchdog
    - Loss of clock / loss of lock
    - Low-voltage detection (LVD)
    - JTAG
  - Status flag indication of source of last reset
- Chip configuration module (CCM)
  - System configuration during reset
  - Selects one of six clock modes
  - Configures output pad drive strength
  - Unique part identification number and part revision number
- General purpose I/O interface
  - Up to 56 bits of general purpose I/O on 100-pin package
  - Up to 96 bits of general purpose I/O on 144-pin package
  - Bit manipulation supported via set/clear functions
  - Programmable drive strengths
  - Unused peripheral pins may be used as extra GPIO
- JTAG support for system level board testing

## 1.2.5 On-Chip Memories

### 1.2.5.1 SRAM

The dual-ported SRAM module provides a general-purpose 64 KB memory block that the ColdFire core can access in a single cycle. The location of the memory block can be set to any 64 KB boundary within the 4 GB address space. This memory is ideal for storing critical code or data structures and for use as the system stack. Because the SRAM module is physically connected to the processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing commands from the debug module.

The SRAM module is also accessible by the DMA, FEC, and USB. The dual-ported nature of the SRAM makes it ideal for implementing applications with double-buffer schemes, where the processor and a DMA device operate in alternate regions of the SRAM to maximize system performance.

### 1.2.5.2 Flash Memory

The ColdFire flash module (CFM) is a non-volatile memory (NVM) module that connects to the processor's high-speed local bus. The CFM is constructed with four banks of 64 KB×16-bit flash memory arrays to generate 512 KB of 32-bit flash memory. These electrically erasable and programmable arrays serve as non-volatile program and data memory. The flash memory is ideal for program and data storage for single-chip applications, allowing for field reprogramming without requiring an external high voltage source. The CFM interfaces to the ColdFire core through an optimized read-only memory controller that supports interleaved accesses from the 2-cycle flash memory arrays. A backdoor mapping of the flash memory is used for all program, erase, and verify operations, as well as providing a read datapath for the DMA. Flash memory may also be programmed via the EzPort, which is a serial flash memory programming interface that allows the flash memory to be read, erased and programmed by an external controller in a format compatible with most SPI bus flash memory chips.

## 1.2.6 Cryptographic Acceleration Unit

The MCF52235 device incorporates two hardware accelerators for cryptographic functions. First, the CAU is a coprocessor tightly-coupled to the V2 ColdFire core that implements a set of specialized operations to increase the throughput of software-based encryption and message digest functions, specifically the DES, 3DES, AES, MD5 and SHA-1 algorithms. Second, a random number generator provides FIPS-140 compliant 32-bit values to security processing routines. Both modules supply critical acceleration to software-based cryptographic algorithms at a minimal hardware cost.

## 1.2.7 Power Management

The device incorporates several low-power modes of operation entered under program control and exited by several external trigger events. An integrated power-on reset (POR) circuit monitors the input supply and forces an MCU reset as the supply voltage rises. The low voltage detector (LVD) monitors the supply voltage and is configurable to force a reset or interrupt condition if it falls below the LVD trip point. The RAM standby switch provides power to RAM when the supply voltage to the chip falls below the standby battery voltage.

## 1.2.8 FlexCAN

The FlexCAN module is a communication controller implementing version 2.0 of the CAN protocol parts A and B. The CAN protocol can be used as an industrial control serial data bus, meeting the specific requirements of reliable operation in a harsh EMI environment with high bandwidth. This instantiation of FlexCAN has 16 message buffers.

## Family Configurations

Figure 2 shows the pinout configuration for the 144 LQFP.




Figure 2. 144 LQFP Pin Assignment

Figure 4 shows the pinout configuration for the 144 MAPBGA.

|   | 1         | 2       | 3      | 4       | 5       | 6      | 7        | 8         | 9         | 10       | 11       | 12      |   |
|---|-----------|---------|--------|---------|---------|--------|----------|-----------|-----------|----------|----------|---------|---|
| A | VSS       | RSTOUT  | RSTIN  | FB_D6   | FB_D7   | IRQ3   | IRQ5     | FEC_RXD0  | FEC_RXER  | FEC_TXEN | FEC_TXD3 | VSS     | A |
| B | TEST      | FB_A14  | FB_D4  | FB_D5   | FB_OE   | FB_A19 | FEC_RXD1 | FEC_RXCLK | FEC_TXCLK | FEC_TXD2 | FEC_COL  | FEC_CRS | B |
| C | TIN1      | FB_A12  | FB_A13 | FB_A15  | FB_A16  | FB_A18 | FEC_RXD2 | FEC_RXDV  | FEC_TXD1  | URXD2    | VDDPLL   | EXTAL   | C |
| D | RTC_EXTAL | TIN0    | FB_A11 | CLKMOD1 | CLKMOD0 | FB_A17 | FEC_RXD3 | FEC_TXER  | FEC_TXD0  | UTXD2    | VSSPLL   | XTAL    | D |
| E | RTC_XTAL  | UCTS0   | FB_A10 | RCON    | VDD     | VDD    | VDD      | VDD       | IRQ1      | URTS2    | UCTS2    | IRQ7    | E |
| F | UTXD0     | URXD0   | URTS0  | TIN3    | VDD     | VSS    | VSS      | VSS       | PST3      | DDATA0   | DDATA1   | ICOC0   | F |
| G | QSDO      | QSDI    | PCS2   | PCS3    | VDD     | VSS    | VSS      | VSS       | DDATA3    | PST2     | PST1     | PST0    | G |
| H | SCL       | SDA     | SCK    | PCS0    | VDD     | VDD    | VDD      | VSS       | VSSUSB    | DDATA2   | USB_DM   | USB_DP  | H |
| J | FB_A6     | FB_A7   | FB_A9  | FB_A8   | FB_D0   | FB_A3  | VDD      | TIN2      | VDDUSB    | ICOC2    | ICOC1    | VSTBY   | J |
| K | TMS       | TRST    | FB_ALE | FB_A5   | FB_D2   | FB_A4  | UCTS1    | UTXD1     | AN3       | AN6      | AN4      | AN5     | K |
| L | TDI       | TDO     | ALLPST | FB_D3   | FB_D1   | FB_A1  | FB_A0    | URXD1     | AN2       | VRH      | VDDA     | AN7     | L |
| M | VSS       | JTAG_EN | TCLK   | FB_RW   | FB_CS0  | FB_A2  | ICOC3    | URTS1     | AN0       | AN1      | VRL      | VSSA    | M |
|   | 1         | 2       | 3      | 4       | 5       | 6      | 7        | 8         | 9         | 10       | 11       | 12      |   |

Figure 4. Pinout Top View (144 MAPBGA)



Table 3 shows the pin functions by primary and alternate purpose, and illustrates which packages contain each pin.

**Table 3. Pin Functions by Primary and Alternate Purpose**

| Pin Group        | Primary Function | Secondary Function (Alt 1) | Tertiary Function (Alt 2) | Quaternary Function (GPIO) | Slew Rate | Drive Strength/Control <sup>1</sup> | Pull-up/Pull-down <sup>2</sup> | Pin on 144 MAPBGA                   | Pin on 144 LQFP       | Pin on 100 LQFP       |
|------------------|------------------|----------------------------|---------------------------|----------------------------|-----------|-------------------------------------|--------------------------------|-------------------------------------|-----------------------|-----------------------|
| ADC              | AN[7:0]          | —                          | —                         | PAN[7:0]                   | Low       | Low                                 | —                              | L12, K10, K12, K11, K9, L9, M10, M9 | 74–77; 69, 68, 67, 66 | 51–54, 46, 45, 44, 43 |
|                  | VDDA             | —                          | —                         | —                          | N/A       | N/A                                 | —                              | L11                                 | 73                    | 50                    |
|                  | VSSA             | —                          | —                         | —                          | N/A       | N/A                                 | —                              | M12                                 | 70                    | 47                    |
|                  | VRH              | —                          | —                         | —                          | N/A       | N/A                                 | —                              | L10                                 | 72                    | 49                    |
|                  | VRL              | —                          | —                         | —                          | N/A       | N/A                                 | —                              | M11                                 | 71                    | 48                    |
| Clock Generation | EXTAL            | —                          | —                         | —                          | N/A       | N/A                                 | —                              | C12                                 | 106                   | 73                    |
|                  | XTAL             | —                          | —                         | —                          | N/A       | N/A                                 | —                              | D12                                 | 105                   | 72                    |
|                  | VDDPLL           | —                          | —                         | —                          | N/A       | N/A                                 | —                              | C11                                 | 107                   | 74                    |
|                  | VSSPLL           | —                          | —                         | —                          | N/A       | N/A                                 | —                              | D11                                 | 104                   | 71                    |
| RTC              | RTC_EXTAL        | —                          | —                         | —                          | N/A       | N/A                                 | —                              | D1                                  | 13                    | 7                     |
|                  | RTC_XTAL         | —                          | —                         | —                          | N/A       | N/A                                 | —                              | E1                                  | 14                    | 8                     |
| Debug Data       | ALLPST           | —                          | —                         | —                          | Low       | High                                | —                              | L3                                  | 42                    | 30                    |
|                  | DDATA[3:0]       | —                          | —                         | PDD[7:4]                   | Low       | High                                | —                              | G9, H10, F11, F10                   | 86, 85, 84, 83        | —                     |
|                  | PST[3:0]         | —                          | —                         | PDD[3:0]                   | Low       | High                                | —                              | F9, G10, G11, G12                   | 87–90                 | —                     |

Table 3. Pin Functions by Primary and Alternate Purpose (continued)

| Pin Group                 | Primary Function | Secondary Function (Alt 1) | Tertiary Function (Alt 2) | Quaternary Function (GPIO) | Slew Rate    | Drive Strength/Control <sup>1</sup> | Pull-up/<br>Pull-down <sup>2</sup> | Pin on 144 MAPBGA              | Pin on 144 LQFP                           | Pin on 100 LQFP               |
|---------------------------|------------------|----------------------------|---------------------------|----------------------------|--------------|-------------------------------------|------------------------------------|--------------------------------|-------------------------------------------|-------------------------------|
| Mini-FlexBus <sup>9</sup> | FB_ALE           | FB_CS1                     | —                         | PAS2                       | PSRRL[20]    | PDSRL[20]                           | —                                  | K3                             | 37                                        | —                             |
|                           | FB_AD[7:0]       | —                          | —                         | PTE[7:0]                   | PSRRL[7:0]   | PDSRL[7:0]                          | —                                  | J2, J1, K4, K6, J6, M6, L6, L7 | 34–36; 53–57                              | —                             |
|                           | FB_AD[15:8]      | —                          | —                         | PTF[7:0]                   | PSRRL[15:8]  | PDSRL[15:8]                         | —                                  | C4, B2, C3, C2, D3, E3, J3, J4 | 136, 2–6, 32–33                           | —                             |
|                           | FB_AD[19:16]     | —                          | —                         | PTG[3:0]                   | PSRRL[19:16] | PDSRL[19:16]                        | —                                  | B6, C6, D6, C5                 | 130–133                                   | —                             |
|                           | FB_CS0           | —                          | —                         | PTG5                       | PSRRL[21]    | PDSRL[21]                           | —                                  | M5                             | 52                                        | —                             |
|                           | FB_R/W           | —                          | —                         | PTG7                       | PSRRL[31]    | PDSRL[31]                           | —                                  | M4                             | 45                                        | —                             |
|                           | FB_OE            | —                          | —                         | PTG6                       | PSRRL[30]    | PDSRL[30]                           | —                                  | B5                             | 137                                       | —                             |
|                           | FB_D7            | CANRX                      | —                         | PTH5                       | PSRRL[29]    | PDSRL[29]                           | —                                  | A5                             | 138                                       | —                             |
|                           | FB_D6            | CANTX                      | —                         | PTH4                       | PSRRL[28]    | PDSRL[28]                           | —                                  | A4                             | 139                                       | —                             |
|                           | FB_D5            | I2C_SCL1                   | —                         | PTH3                       | PSRRL[27]    | PDSRL[27]                           | Pull-Up <sup>6</sup>               | B4                             | 140                                       | —                             |
|                           | FB_D4            | I2C_SDA1                   | —                         | PTH2                       | PSRRL[26]    | PDSRL[26]                           | Pull-Up <sup>6</sup>               | B3                             | 1                                         | —                             |
|                           | FB_D3            | USB_VBUS <sub>D</sub>      | —                         | PTH1                       | PSRRL[25]    | PDSRL[25]                           | —                                  | L4                             | 46                                        | —                             |
|                           | FB_D2            | USB_VBU <sub>SE</sub>      | —                         | PTH0                       | PSRRL[24]    | PDSRL[24]                           | —                                  | K5                             | 47                                        | —                             |
|                           | FB_D1            | SYNCA                      | —                         | PTH7                       | PSRRL[23]    | PDSRL[23]                           | —                                  | L5                             | 50                                        | —                             |
|                           | FB_D0            | SYNCB                      | —                         | PTH6                       | PSRRL[22]    | PDSRL[22]                           | —                                  | J5                             | 51                                        | —                             |
| Standby Voltage           | VSTBY            | —                          | —                         | —                          | N/A          | N/A                                 | —                                  | J12                            | 78                                        | 55                            |
| VDD <sup>10</sup>         | VDD              | —                          | —                         | —                          | N/A          | N/A                                 | —                                  | E5–E8; F5; G5; H5–7; J7        | 7; 20; 30; 48; 59; 92; 100; 115; 125; 135 | 1; 14; 24; 33; 36; 67; 82; 92 |

**Table 3. Pin Functions by Primary and Alternate Purpose (continued)**

| Pin Group | Primary Function | Secondary Function (Alt 1) | Tertiary Function (Alt 2) | Quaternary Function (GPIO) | Slew Rate | Drive Strength/Control <sup>1</sup> | Pull-up/Pull-down <sup>2</sup> | Pin on 144 MAPBGA           | Pin on 144 LQFP                          | Pin on 100 LQFP               |
|-----------|------------------|----------------------------|---------------------------|----------------------------|-----------|-------------------------------------|--------------------------------|-----------------------------|------------------------------------------|-------------------------------|
| VSS       | VSS              | —                          | —                         | —                          | N/A       | N/A                                 | —                              | A1; A12; F6–8; G6–8; H8; M1 | 8; 21; 31; 49; 60; 91; 99; 114; 124; 134 | 2; 15; 25; 34; 37; 66; 81; 91 |

<sup>1</sup> The PDSR and PSSR registers are part of the GPIO module. All programmable signals default to 2mA drive in normal (single-chip) mode.

<sup>2</sup> All signals have a pull-up in GPIO mode.

<sup>3</sup> I2C1 is multiplexed with specific pins of the QSPI, UART1, UART2, and Mini-FlexBus pin groups.

<sup>4</sup> For primary and GPIO functions only.

<sup>5</sup> Only when JTAG mode is enabled.

<sup>6</sup> For secondary and GPIO functions only.

<sup>7</sup> RSTI has an internal pull-up resistor; however, the use of an external resistor is strongly recommended.

<sup>8</sup> For GPIO functions, the Primary Function has pull-up control within the GPT module.

<sup>9</sup> Available on 144-pin packages only.

<sup>10</sup> This list for power and ground does not include those dedicated power/ground pins included elsewhere, such as in the ADC, USB, and PLL.

## 2.2 Current Consumption

Table 5. Typical Active Current Consumption Specifications

| Characteristic                                                                                                                                                  | Symbol             | Typical <sup>1</sup><br>Active<br>(SRAM) | Typical <sup>1</sup><br>Active<br>(Flash) | Peak <sup>2</sup><br>(Flash) | Unit     |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|------------------------------------------|-------------------------------------------|------------------------------|----------|
| PLL @ 8 MHz                                                                                                                                                     | I <sub>DD</sub>    | 22                                       | 30                                        | 36                           | mA       |
| PLL @ 16 MHz                                                                                                                                                    |                    | 31                                       | 45                                        | 60                           |          |
| PLL @ 64 MHz                                                                                                                                                    |                    | 84                                       | 100                                       | 155                          |          |
| PLL @ 80 MHz                                                                                                                                                    |                    | 102                                      | 118                                       | 185                          |          |
| RAM standby supply current<br>• Normal operation: V <sub>DD</sub> > V <sub>STBY</sub> - 0.3 V<br>• Standby operation: V <sub>DD</sub> < V <sub>SS</sub> + 0.5 V | I <sub>STBY</sub>  | —<br>—                                   |                                           | 5<br>20                      | μA<br>μA |
| Analog supply current<br>• Normal operation                                                                                                                     | I <sub>DDA</sub>   | 2 <sup>3</sup>                           |                                           | 15                           | mA       |
| USB supply current                                                                                                                                              | I <sub>DDUSB</sub> | —                                        |                                           | 2                            | mA       |
| PLL supply current                                                                                                                                              | I <sub>DDPLL</sub> | —                                        |                                           | 6 <sup>4</sup>               | mA       |

<sup>1</sup> Tested at room temperature with CPU polling a status register. All clocks were off except the UART and CFM (when running from flash memory).

<sup>2</sup> Peak current measured with all modules active, CPU polling a status register, and default drive strength with matching load.

<sup>3</sup> Tested using Auto Power Down (APD), which powers down the ADC between conversions; ADC running at 4 MHz in Once Parallel mode with a sample rate of 3 kHz.

<sup>4</sup> Tested with the PLL MFD set to 7 (max value). Setting the MFD to a lower value results in lower current consumption.

Table 6. Current Consumption in Low-Power Mode, Code From Flash Memory<sup>1,2,3</sup>

| Mode                                 | 8 MHz (Typ) | 16 MHz (Typ) | 64 MHz (Typ) | 80 MHz (Typ) | Unit | Symbol          |
|--------------------------------------|-------------|--------------|--------------|--------------|------|-----------------|
| Stop mode 3 (Stop 11) <sup>4</sup>   | 0.150       |              |              |              | mA   | I <sub>DD</sub> |
| Stop mode 2 (Stop 10) <sup>4</sup>   | 7.0         |              |              |              |      |                 |
| Stop mode 1 (Stop 01) <sup>4,5</sup> | 9           | 10           | 15           | 17           |      |                 |
| Stop mode 0 (Stop 00) <sup>5</sup>   | 9           | 10           | 15           | 17           |      |                 |
| Wait / Doze                          | 21          | 32           | 56           | 65           |      |                 |
| Run                                  | 23          | 36           | 70           | 81           |      |                 |

<sup>1</sup> All values are measured with a 3.30 V power supply. Tests performed at room temperature.

<sup>2</sup> Refer to the Power Management chapter in the *MCF52259 Reference Manual* for more information on low-power modes.

<sup>3</sup> CLKOUT, PST/DDATA signals, and all peripheral clocks except UART0 and CFM off before entering low-power mode. CLKOUT is disabled.

<sup>4</sup> See the description of the Low-Power Control Register (LPCR) in the *MCF52259 Reference Manual* for more information on stop modes 0–3.

<sup>5</sup> Results are identical to STOP 00 for typical values because they only differ by CLKOUT power consumption. CLKOUT is already disabled in this instance prior to entering low-power mode.

## 2.8 Clock Source Electrical Specifications

**Table 14. Oscillator and PLL Specifications**
 $(V_{DD} \text{ and } V_{DDPLL} = 3.0 \text{ to } 3.6 \text{ V}, V_{SS} = V_{SSPLL} = 0 \text{ V})$ 

| Characteristic                                                                                                                                                            | Symbol                                   | Min                        | Max                                                  | Unit               |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------|----------------------------|------------------------------------------------------|--------------------|
| Clock Source Frequency Range of EXTAL Frequency Range<br>• Crystal<br>• External <sup>1</sup>                                                                             | $f_{\text{crystal}}$<br>$f_{\text{ext}}$ | 12<br>0                    | 25.0 <sup>2</sup><br>66.67 or 80                     | MHz                |
| PLL reference frequency range                                                                                                                                             | $f_{\text{ref\_pll}}$                    | 2                          | 10.0                                                 | MHz                |
| System frequency <sup>3</sup><br>• External clock mode<br>• On-chip PLL frequency                                                                                         | $f_{\text{sys}}$                         | 0<br>$f_{\text{ref}} / 32$ | 66.67 or 80 <sup>4</sup><br>66.67 or 80 <sup>4</sup> | MHz                |
| Loss of reference frequency <sup>5, 7</sup>                                                                                                                               | $f_{\text{LOR}}$                         | 100                        | 1000                                                 | kHz                |
| Self clocked mode frequency <sup>6</sup>                                                                                                                                  | $f_{\text{SCM}}$                         | 1                          | 5                                                    | MHz                |
| Crystal start-up time <sup>7, 8</sup>                                                                                                                                     | $t_{\text{cst}}$                         | —                          | 0.1                                                  | ms                 |
| EXTAL input high voltage<br>• External reference                                                                                                                          | $V_{\text{IHEXT}}$                       | 2.0                        | 3.0 <sup>2</sup>                                     | V                  |
| EXTAL input low voltage<br>• External reference                                                                                                                           | $V_{\text{ILEXT}}$                       | $V_{\text{SS}}$            | 0.8                                                  | V                  |
| PLL lock time <sup>4,9</sup>                                                                                                                                              | $t_{\text{lpll}}$                        | —                          | 500                                                  | μs                 |
| Duty cycle of reference <sup>4</sup>                                                                                                                                      | $t_{\text{dc}}$                          | 40                         | 60                                                   | % $f_{\text{ref}}$ |
| Frequency un-LOCK range                                                                                                                                                   | $f_{\text{UL}}$                          | −1.5                       | 1.5                                                  | % $f_{\text{ref}}$ |
| Frequency LOCK range                                                                                                                                                      | $f_{\text{LCK}}$                         | −0.75                      | 0.75                                                 | % $f_{\text{ref}}$ |
| CLKOUT period jitter <sup>4, 5, 10, 11</sup> , measured at $f_{\text{SYS}}$ Max<br>• Peak-to-peak (clock edge to clock edge)<br>• Long term (averaged over 2 ms interval) | $C_{\text{jitter}}$                      | —<br>—                     | 10<br>.01                                            | % $f_{\text{sys}}$ |
| On-chip oscillator frequency                                                                                                                                              | $f_{\text{oco}}$                         | 7.84                       | 8.16                                                 | MHz                |

<sup>1</sup> In external clock mode, it is possible to run the chip directly from an external clock source without enabling the PLL.

<sup>2</sup> This value has been updated.

<sup>3</sup> All internal registers retain data at 0 Hz.

<sup>4</sup> Depending on packaging; see the orderable part number summary (Table 2).

<sup>5</sup> Loss of Reference Frequency is the reference frequency detected internally, which transitions the PLL into self clocked mode.

<sup>6</sup> Self clocked mode frequency is the frequency at which the PLL operates when the reference frequency falls below  $f_{\text{LOR}}$  with default MFD/RFD settings.

<sup>7</sup> This parameter is characterized before qualification rather than 100% tested.

<sup>8</sup> Proper PC board layout procedures must be followed to achieve specifications.

<sup>9</sup> This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).

<sup>10</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{\text{sys}}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via  $V_{\text{DDPLL}}$  and  $V_{\text{SSPLL}}$  and variation in crystal oscillator frequency increase the  $C_{\text{jitter}}$  percentage for a given interval.

<sup>11</sup> Based on slow system clock of 40 MHz measured at  $f_{\text{sys}}$  max.

## 2.9 USB Operation

Table 15. USB Operation Specifications

| Characteristic                       | Symbol                     | Value | Unit |
|--------------------------------------|----------------------------|-------|------|
| Minimum core speed for USB operation | $f_{\text{sys\_USB\_min}}$ | 16    | MHz  |

## 2.10 Mini-FlexBus External Interface Specifications

A multi-function external bus interface called Mini-FlexBus is provided with basic functionality to interface to slave-only devices up to a maximum bus frequency of 80 MHz. It can be directly connected to asynchronous or synchronous devices such as external boot ROMs, flash memories, gate-array logic, or other simple target (slave) devices with little or no additional circuitry. For asynchronous devices a simple chip-select based interface can be used.

All processor bus timings are synchronous; that is, input setup/hold and output delay are given in respect to the rising edge of a reference clock, MB\_CLK. The MB\_CLK frequency is half the internal system bus frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Mini-FlexBus output clock (MB\_CLK). All other timing relationships can be derived from these values.

Table 16. Mini-FlexBus AC Timing Specifications

| Num | Characteristic         | Min  | Max | Unit | Notes        |
|-----|------------------------|------|-----|------|--------------|
|     | Frequency of Operation | —    | 80  | MHz  |              |
| MB1 | Clock Period           | 12.5 | —   | ns   |              |
| MB2 | Output Valid           | —    | 8   | ns   | <sup>1</sup> |
| MB3 | Output Hold            | 2    | —   | ns   | <sup>1</sup> |
| MB4 | Input Setup            | 6    | —   | ns   | <sup>2</sup> |
| MB5 | Input Hold             | 0    | —   | ns   | <sup>2</sup> |

<sup>1</sup> Specification is valid for all MB\_A[19:0], MB\_D[7:0], MB\_CS[1:0], MB\_OE, MB\_R/W, and MB\_ALE.

<sup>2</sup> Specification is valid for all MB\_D[7:0].

## 2.11.3 Asynchronous Input Signal Timing Specifications

Table 19. MII Transmit Signal Timing

| Num | Characteristic               | Min | Max | Unit         |
|-----|------------------------------|-----|-----|--------------|
| E9  | CRS, COL minimum pulse width | 1.5 | —   | TXCLK period |




Figure 9. MII Async Inputs Timing Diagram

## 2.11.4 MII Serial Management Timing Specifications

Table 20. MII Serial Management Channel Signal Timing

| Num | Characteristic             | Symbol    | Min | Max | Unit        |
|-----|----------------------------|-----------|-----|-----|-------------|
| E10 | MDC cycle time             | $t_{MDC}$ | 400 | —   | ns          |
| E11 | MDC pulse width            |           | 40  | 60  | % $t_{MDC}$ |
| E12 | MDC to MDIO output valid   |           | —   | 375 | ns          |
| E13 | MDC to MDIO output invalid |           | 25  | —   | ns          |
| E14 | MDIO input to MDC setup    |           | 10  | —   | ns          |
| E15 | MDIO input to MDC hold     |           | 0   | —   | ns          |




Figure 10. MII Serial Management Channel Timing Diagram

## 2.12 General Purpose I/O Timing

GPIO can be configured for certain pins of the QSPI, DDR Control, timer, UART, Interrupt and USB interfaces. When in GPIO mode, the timing specification for these pins is given in [Table 21](#) and [Figure 11](#).

The GPIO timing is met under the following load test conditions:

- 50 pF / 50  $\Omega$  for high drive

## 2.14 I2C Input/Output Timing Specifications

Table 23 lists specifications for the I2C input timing parameters shown in Figure 13.

**Table 23. I2C Input Timing Specifications between I2C\_SCL and I2C\_SDA**

| Num | Characteristic                                                             | Min                | Max | Units |
|-----|----------------------------------------------------------------------------|--------------------|-----|-------|
| I1  | Start condition hold time                                                  | $2 \times t_{CYC}$ | —   | ns    |
| I2  | Clock low period                                                           | $8 \times t_{CYC}$ | —   | ns    |
| I3  | SCL/SDA rise time ( $V_{IL} = 0.5 \text{ V}$ to $V_{IH} = 2.4 \text{ V}$ ) | —                  | 1   | ms    |
| I4  | Data hold time                                                             | 0                  | —   | ns    |
| I5  | SCL/SDA fall time ( $V_{IH} = 2.4 \text{ V}$ to $V_{IL} = 0.5 \text{ V}$ ) | —                  | 1   | ms    |
| I6  | Clock high time                                                            | $4 \times t_{CYC}$ | —   | ns    |
| I7  | Data setup time                                                            | 0                  | —   | ns    |
| I8  | Start condition setup time (for repeated start condition only)             | $2 \times t_{CYC}$ | —   | ns    |
| I9  | Stop condition setup time                                                  | $2 \times t_{CYC}$ | —   | ns    |

Table 24 lists specifications for the I2C output timing parameters shown in Figure 13.

**Table 24. I2C Output Timing Specifications between I2C\_SCL and I2C\_SDA**

| Num             | Characteristic                                                                        | Min                 | Max | Units         |
|-----------------|---------------------------------------------------------------------------------------|---------------------|-----|---------------|
| I1 <sup>1</sup> | Start condition hold time                                                             | $6 \times t_{CYC}$  | —   | ns            |
| I2 <sup>1</sup> | Clock low period                                                                      | $10 \times t_{CYC}$ | —   | ns            |
| I3 <sup>2</sup> | I2C_SCL/I2C_SDA rise time<br>( $V_{IL} = 0.5 \text{ V}$ to $V_{IH} = 2.4 \text{ V}$ ) | —                   | —   | $\mu\text{s}$ |
| I4 <sup>1</sup> | Data hold time                                                                        | $7 \times t_{CYC}$  | —   | ns            |
| I5 <sup>3</sup> | I2C_SCL/I2C_SDA fall time<br>( $V_{IH} = 2.4 \text{ V}$ to $V_{IL} = 0.5 \text{ V}$ ) | —                   | 3   | ns            |
| I6 <sup>1</sup> | Clock high time                                                                       | $10 \times t_{CYC}$ | —   | ns            |
| I7 <sup>1</sup> | Data setup time                                                                       | $2 \times t_{CYC}$  | —   | ns            |
| I8 <sup>1</sup> | Start condition setup time (for repeated start condition only)                        | $20 \times t_{CYC}$ | —   | ns            |
| I9 <sup>1</sup> | Stop condition setup time                                                             | $10 \times t_{CYC}$ | —   | ns            |

<sup>1</sup> Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum frequency (IFDR = 0x20) results in minimum output timings as shown in Table 24. The I<sup>2</sup>C interface is designed to scale the actual data transition time to move it to the middle of the SCL low period. The actual position is affected by the prescale and division values programmed into the IFDR; however, the numbers given in Table 24 are minimum values.

<sup>2</sup> Because SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the time SCL or SDA take to reach a high level depends on external signal capacitance and pull-up resistor values.

<sup>3</sup> Specified at a nominal 50 pF load.



Figure 13 shows timing for the values in Table 23 and Table 24.




Figure 13. I2C Input/Output Timings

## 2.15 Analog-to-Digital Converter (ADC) Parameters

Table 25 lists specifications for the analog-to-digital converter.

Table 25. ADC Parameters<sup>1</sup>

| Name                | Characteristic                                                      | Min                      | Typical       | Max                      | Unit                                 |
|---------------------|---------------------------------------------------------------------|--------------------------|---------------|--------------------------|--------------------------------------|
| V <sub>REFL</sub>   | Low reference voltage                                               | V <sub>SSA</sub>         | —             | V <sub>SSA</sub> + 50 mV | V                                    |
| V <sub>REFH</sub>   | High reference voltage                                              | V <sub>DDA</sub> - 50 mV | —             | V <sub>DDA</sub>         | V                                    |
| V <sub>DDA</sub>    | ADC analog supply voltage                                           | 3.1                      | 3.3           | 3.6                      | V                                    |
| V <sub>ADIN</sub>   | Input voltages                                                      | V <sub>REFL</sub>        | —             | V <sub>REFH</sub>        | V                                    |
| RES                 | Resolution                                                          | 12                       | —             | 12                       | Bits                                 |
| INL                 | Integral non-linearity (full input signal range) <sup>2</sup>       | —                        | ±2.5          | ±3                       | LSB <sup>3</sup>                     |
| INL                 | Integral non-linearity (10% to 90% input signal range) <sup>4</sup> | —                        | ±2.5          | ±3                       | LSB                                  |
| DNL                 | Differential non-linearity                                          | —                        | -1 < DNL < +1 | <+1                      | LSB                                  |
| Monotonicity        |                                                                     | GUARANTEED               |               |                          |                                      |
| f <sub>ADIC</sub>   | ADC internal clock                                                  | 0.1                      | —             | 5.0                      | MHz                                  |
| R <sub>AD</sub>     | Conversion range                                                    | V <sub>REFL</sub>        | —             | V <sub>REFH</sub>        | V                                    |
| t <sub>ADPU</sub>   | ADC power-up time <sup>5</sup>                                      | —                        | 6             | 13                       | t <sub>AIC</sub> cycles <sup>6</sup> |
| t <sub>REC</sub>    | Recovery from auto standby                                          | —                        | 0             | 1                        | t <sub>AIC</sub> cycles              |
| t <sub>ADC</sub>    | Conversion time                                                     | —                        | 6             | —                        | t <sub>AIC</sub> cycles              |
| t <sub>ADS</sub>    | Sample time                                                         | —                        | 1             | —                        | t <sub>AIC</sub> cycles              |
| C <sub>ADI</sub>    | Input capacitance                                                   | —                        | See Figure 14 | —                        | pF                                   |
| X <sub>IN</sub>     | Input impedance                                                     | —                        | See Figure 14 | —                        | W                                    |
| I <sub>ADI</sub>    | Input injection current <sup>7</sup> , per pin                      | —                        | —             | 3                        | mA                                   |
| I <sub>VREFH</sub>  | V <sub>REFH</sub> current                                           | —                        | 0             | —                        | mA                                   |
| V <sub>OFFSET</sub> | Offset voltage internal reference                                   | —                        | ±8            | ±15                      | mV                                   |
| E <sub>GAIN</sub>   | Gain error (transfer path)                                          | .99                      | 1             | 1.01                     | —                                    |
| V <sub>OFFSET</sub> | Offset voltage external reference                                   | —                        | ±3            | 9                        | mV                                   |

Table 25. ADC Parameters<sup>1</sup> (continued)

| Name  | Characteristic                  | Min | Typical    | Max | Unit |
|-------|---------------------------------|-----|------------|-----|------|
| SNR   | Signal-to-noise ratio           | —   | 62 to 66   | —   | dB   |
| THD   | Total harmonic distortion       | —   | –75        | —   | dB   |
| SFDR  | Spurious free dynamic range     | —   | 67 to 70.3 | —   | dB   |
| SINAD | Signal-to-noise plus distortion | —   | 61 to 63.9 | —   | dB   |
| ENOB  | Effective number of bits        | 9.1 | 10.6       | —   | Bits |

<sup>1</sup> All measurements are preliminary pending full characterization, and made at  $V_{DD} = 3.3\text{ V}$ ,  $V_{REFH} = 3.3\text{ V}$ , and  $V_{REFL} = \text{ground}$

<sup>2</sup> INL measured from  $V_{IN} = V_{REFL}$  to  $V_{IN} = V_{REFH}$

<sup>3</sup> LSB = Least Significant Bit

<sup>4</sup> INL measured from  $V_{IN} = 0.1V_{REFH}$  to  $V_{IN} = 0.9V_{REFH}$


<sup>5</sup> Includes power-up of ADC and  $V_{REF}$

<sup>6</sup> ADC clock cycles

<sup>7</sup> Current that can be injected or sourced from an unselected ADC signal input without impacting the performance of the ADC

## 2.16 Equivalent Circuit for ADC Inputs

Figure 14 shows the ADC input circuit during sample and hold. S1 and S2 are always open/closed at the same time that S3 is closed/open. When S1/S2 are closed and S3 is open, one input of the sample and hold circuit moves to  $(V_{REFH} - V_{REFL})/2$ , while the other charges to the analog input voltage. When the switches are flipped, the charge on C1 and C2 are averaged via S3, with the result that a single-ended analog input is switched to a differential voltage centered about  $(V_{REFH} - V_{REFL})/2$ . The switches switch on every cycle of the ADC clock (open one-half ADC clock, closed one-half ADC clock). There are additional capacitances associated with the analog input pad, routing, etc., but these do not filter into the S/H output voltage, as S1 provides isolation during the charge-sharing phase. One aspect of this circuit is that there is an on-going input current, which is a function of the analog input voltage,  $V_{REF}$  and the ADC clock frequency.



1. Parasitic capacitance due to package, pin-to-pin and pin-to-package base coupling; 1.8 pF
2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing; 2.04 pF
3. Equivalent resistance for the channel select mux; 100  $\Omega$
4. Sampling capacitor at the sample and hold circuit. Capacitor C1 is normally disconnected from the input and is only connected to it at sampling time; 1.4 pF
5. Equivalent input impedance, when the input is selected = 
$$\frac{1}{(\text{ADC Clock Rate}) \times (1.4 \times 10^{-12})}$$

Figure 14. Equivalent Circuit for A/D Loading

## 2.20 Debug AC Timing Specifications


Table 29 lists specifications for the debug AC timing parameters shown in Figure 21.

**Table 29. Debug AC Timing Specification**

| Num             | Characteristic                                         | 66/80 MHz          |      | Units |
|-----------------|--------------------------------------------------------|--------------------|------|-------|
|                 |                                                        | Min                | Max  |       |
| D1              | PST, DDATA to CLKOUT setup                             | 4                  | —    | ns    |
| D2              | CLKOUT to PST, DDATA hold                              | 1.5                | —    | ns    |
| D3              | DSI-to-DSCLK setup                                     | $1 \times t_{CYC}$ | —    | ns    |
| D4 <sup>1</sup> | DSCLK-to-DSO hold                                      | $4 \times t_{CYC}$ | —    | ns    |
| D5              | DSCLK cycle time                                       | $5 \times t_{CYC}$ | —    | ns    |
| D6              | $\overline{BKPT}$ input data setup time to CLKOUT rise | 4                  | —    | ns    |
| D7              | $\overline{BKPT}$ input data hold time to CLKOUT rise  | 1.5                | —    | ns    |
| D8              | CLKOUT high to $\overline{BKPT}$ high Z                | 0.0                | 10.0 | ns    |

<sup>1</sup> DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of CLKOUT.

Figure 20 shows real-time trace timing for the values in Table 29.



**Figure 20. Real-Time Trace AC Timing**

Figure 21 shows BDM serial port AC timing for the values in Table 29.




Figure 21. BDM Serial Port AC Timing

### 3 Package Information

The latest package outline drawings are available on the product summary pages on <http://www.freescale.com/coldfire>. Table 30 lists the case outline numbers per device. Use these numbers in the web page's keyword search engine to find the latest package outline drawings.

Table 30. Package Information

| Device   | Package Type                 | Case Outline Numbers |
|----------|------------------------------|----------------------|
| MCF52252 | 100 LQFP                     | 98ASS23308W          |
| MCF52254 |                              |                      |
| MCF52255 |                              |                      |
| MCF52256 | 144 LQFP<br>or<br>144 MAPBGA | 98ASS23177W          |
| MCF52258 |                              |                      |
| MCF52259 |                              | 98ASH70694A          |

## 4 Revision History

Table 31. Revision History

| Revision | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0        | Initial public release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 1        | <ul style="list-style-type: none"> <li>Added package dimensions to package diagrams</li> <li>Added listing of devices for MCF52259 family</li> <li>Changed “Four-channel general-purpose timer (GPT) capable of input capture/output compare, pulse width modulation (PWM), and pulse accumulation” to “Four-channel general-purpose timer (GPT) capable of input capture/output compare, pulse width modulation (PWM), pulse-code modulation (PCM), and pulse accumulation”</li> <li>Updated the figure <b>Pinout Top View (144 MAPBGA)</b></li> <li>Removed an extraneous instance of the table <b>Pin Functions by Primary and Alternate Purpose</b></li> <li>In the table <b>Pin Functions by Primary and Alternate Purpose</b>, changed a footnote from “This list for power and ground does not include those dedicated power/ground pins included elsewhere, such as in the ADC” to “This list for power and ground does not include those dedicated power/ground pins included elsewhere, such as in the ADC, USB, and PLL”</li> <li>In the table <b>SGFM Flash Program and Erase Characteristics</b>, changed “(V<sub>DDF</sub> = 2.7 to 3.6 V)” to “(V<sub>DD</sub> = 3.0 to 3.6 V)”</li> <li>In the table <b>SGFM Flash Module Life Characteristics</b>, changed “(V<sub>DDF</sub> = 2.7 to 3.6 V)” to “(V<sub>DD</sub> = 3.0 to 3.6 V)”</li> <li>In the table <b>Oscillator and PLL Specifications</b>, changed “V<sub>DD</sub> and V<sub>DDPLL</sub> = 2.7 to 3.6 V” to “V<sub>DD</sub> and V<sub>DDPLL</sub> = 3.0 to 3.6 V”</li> <li>In the table <b>Reset and Configuration Override Timing</b>, changed “V<sub>DD</sub> = 2.7 to 3.6 V” to “V<sub>DD</sub> = 3.0 to 3.6 V”</li> </ul> |
| 2        | <ul style="list-style-type: none"> <li>Added EzPort Electrical Specifications.</li> <li>Updated <a href="#">Table 2</a> for part numbers.</li> <li>In <a href="#">Table 13</a>, added slew rate column, updated derive strength, pull-up/pull-down values, JTAG pin alternate functions, removed Wired/OR control column, and reordered AN[7:0] list of pin numbers for 144 LQFP and 100 LQFP.</li> <li>Updated <a href="#">Table 14</a>.</li> <li>Updated <a href="#">Table 13</a>, to change MIN voltage spec for Standby Voltage (VSTBY) to 1.8V (from 3.0V).</li> <li>Updated <a href="#">Figure 2</a> for RTC_EXTAL and RTC_XTAL pin positions.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 3        | <ul style="list-style-type: none"> <li>Updated EzPort Electrical Specifications</li> <li>Added hysteresis note in the DC electrical table</li> <li>Clarified pin function table for VSS pins.</li> <li>Clarified orderable part summary.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 4        | <ul style="list-style-type: none"> <li>Updated EXTAL input high voltage (External reference) Maximum to “3.0V” (Instead of “VDD”). Also, added a footnote saying, “This value has been update”</li> <li>Updated crystal frequency value to 25 MHz</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 5        | <ul style="list-style-type: none"> <li>Updated TOC</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |