

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product StatusObsoleteCore ProcessorColdfire V2Core Size32-Bit Single-CoreSpeed80MHzConnectivityCANbus, EBI/EMI, Ethernet, I²C, QSPI, UART/USART, USB OTGPeripheralsDMA, LVD, POR, PWM, WDTNumber of I/O96Program Memory Size512KB (512K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size64K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x12bOscillator TypeInternal
Core Size32-Bit Single-CoreSpeed80MHzConnectivityCANbus, EBI/EMI, Ethernet, I²C, QSPI, UART/USART, USB OTGPeripheralsDMA, LVD, POR, PWM, WDTNumber of I/O96Program Memory Size512KB (512K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size64K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x12b
Speed80MHzConnectivityCANbus, EBI/EMI, Ethernet, I²C, QSPI, UART/USART, USB OTGPeripheralsDMA, LVD, POR, PWM, WDTNumber of I/O96Program Memory Size512KB (512K × 8)Program Memory TypeFLASHEEPROM Size-RAM Size64K × 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x12b
ConnectivityCANbus, EBI/EMI, Ethernet, I²C, QSPI, UART/USART, USB OTGPeripheralsDMA, LVD, POR, PWM, WDTNumber of I/O96Program Memory Size512KB (512K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size64K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x12b
PeripheralsDMA, LVD, POR, PWM, WDTNumber of I/O96Program Memory Size512KB (512K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size64K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x12b
Number of I/O96Program Memory Size512KB (512K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size64K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x12b
Program Memory Size512KB (512K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size64K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x12b
Program Memory TypeFLASHEEPROM Size-RAM Size64K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x12b
EEPROM Size - RAM Size 64K x 8 Voltage - Supply (Vcc/Vdd) 3V ~ 3.6V Data Converters A/D 8x12b
RAM Size64K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x12b
Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x12b
Data Converters A/D 8x12b
Occillator Type
Oscillator Type Internal
Operating Temperature 0°C ~ 70°C (TA)
Mounting Type Surface Mount
Package / Case 144-LBGA
Supplier Device Package144-MAPBGA (13x13)
Purchase URL https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf52258vn80j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Family Configurations

- DMA or FIFO data stream interfaces
- Low power consumption
- OTG protocol logic
- Fast Ethernet controller (FEC)
- 10/100 BaseT/TX capability, half duplex or full duplex
- On-chip transmit and receive FIFOs
- Built-in dedicated DMA controller
- Memory-based flexible descriptor rings
- Mini-FlexBus
 - External bus interface available on 144 pin packages
 - Supports glueless interface with 8-bit ROM/flash/SRAM/simple slave peripherals. Can address up to 2 MB of addresses
 - 2 chip selects (FB_CS[1:0])
 - Non-multiplexed mode: 8-bit dedicated data bus, 20-bit address bus
 - Multiplexed mode: 16-bit data and 20-bit address bus
 - FB CLK output to support synchronous memories
 - Programmable base address, size, and wait states to support slow peripherals
 - Operates at up to 40 MHz (bus clock) in 1:2 mode or up to 80 MHz (core clock) in 1:1 mode
 - Three universal asynchronous/synchronous receiver transmitters (UARTs)
 - 16-bit divider for clock generation
 - Interrupt control logic with maskable interrupts
 - DMA support
 - Data formats can be 5, 6, 7, or 8 bits with even, odd, or no parity
 - Up to two stop bits in 1/16 increments
 - Error-detection capabilities
 - Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs
 - Transmit and receive FIFO buffers
- Two I2C modules
 - Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads
 - Fully compatible with industry-standard I2C bus
 - Master and slave modes support multiple masters
 - Automatic interrupt generation with programmable level
 - Queued serial peripheral interface (QSPI)
 - Full-duplex, three-wire synchronous transfers
 - Up to three chip selects available
 - Master mode operation only
 - Programmable bit rates up to half the CPU clock frequency
 - Up to 16 pre-programmed transfers
- Fast analog-to-digital converter (ADC)
 - Eight analog input channels
 - 12-bit resolution
 - Minimum 1.125 μs conversion time
 - Simultaneous sampling of two channels for motor control applications
 - Single-scan or continuous operation
 - Optional interrupts on conversion complete, zero crossing (sign change), or under/over low/high limit

MCF52259 ColdFire Microcontroller, Rev. 5

Family Configurations

- Unused analog channels can be used as digital I/O
- Four 32-bit timers with DMA support
 - 12.5 ns resolution at 80 MHz
 - Programmable sources for clock input, including an external clock option
 - Programmable prescaler
 - Input capture capability with programmable trigger edge on input pin
 - Output compare with programmable mode for the output pin
 - Free run and restart modes
 - Maskable interrupts on input capture or output compare
 - DMA trigger capability on input capture or output compare
- Four-channel general purpose timer
 - 16-bit architecture
 - Programmable prescaler
 - Output pulse-widths variable from microseconds to seconds
 - Single 16-bit input pulse accumulator
 - Toggle-on-overflow feature for pulse-width modulator (PWM) generation
 - One dual-mode pulse accumulation channel
- Pulse-width modulation timer
 - Support for PCM mode (resulting in superior signal quality compared to conventional PWM)
 - Operates as eight channels with 8-bit resolution or four channels with 16-bit resolution
 - Programmable period and duty cycle
 - Programmable enable/disable for each channel
 - Software selectable polarity for each channel
 - Period and duty cycle are double buffered. Change takes effect when the end of the current period is reached (PWM counter reaches zero) or when the channel is disabled.
 - Programmable center or left aligned outputs on individual channels
 - Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies
 - Emergency shutdown
 - Two periodic interrupt timers (PITs)
 - 16-bit counter
 - Selectable as free running or count down
- Real-Time Clock (RTC)
 - Maintains system time-of-day clock
 - Provides stopwatch and alarm interrupt functions
 - Standby power supply (Vstby) keeps the RTC running when the system is shut down
- Software watchdog timer
 - 32-bit counter
 - Low-power mode support
- Backup watchdog timer (BWT)
 - Independent timer that can be used to help software recover from runaway code
 - 16-bit counter
 - Low-power mode support
- Clock generation features
 - Crystal, on-chip trimmed relaxation oscillator, or external oscillator reference options
 - Trimmed relaxation oscillator

- Pre-divider capable of dividing the clock source frequency into the PLL reference frequency range
- System can be clocked from PLL or directly from crystal oscillator or relaxation oscillator
- Low power modes supported
- $2^n (0 \le n \le 15)$ low-power divider for extremely low frequency operation
- Interrupt controller
 - Uniquely programmable vectors for all interrupt sources
 - Fully programmable level and priority for all peripheral interrupt sources
 - Seven external interrupt signals with fixed level and priority
 - Unique vector number for each interrupt source
 - Ability to mask any individual interrupt source or all interrupt sources (global mask-all)
 - Support for hardware and software interrupt acknowledge (IACK) cycles
 - Combinatorial path to provide wake-up from low-power modes
- DMA controller
 - Four fully programmable channels
 - Dual-address transfer support with 8-, 16-, and 32-bit data capability, along with support for 16-byte (4×32-bit) burst transfers
 - Source/destination address pointers that can increment or remain constant
 - 24-bit byte transfer counter per channel
 - Auto-alignment transfers supported for efficient block movement
 - Bursting and cycle-steal support
 - Software-programmable DMA requests for the UARTs (3) and 32-bit timers (4)
 - Channel linking support
- Reset
 - Separate reset in and reset out signals
 - Seven sources of reset:
 - Power-on reset (POR)
 - External
 - Software
 - Watchdog
 - Loss of clock / loss of lock
 - Low-voltage detection (LVD)
 - JTAG
 - Status flag indication of source of last reset
- Chip configuration module (CCM)
 - System configuration during reset
 - Selects one of six clock modes
 - Configures output pad drive strength
 - Unique part identification number and part revision number
- General purpose I/O interface
 - Up to 56 bits of general purpose I/O on 100-pin package
 - Up to 96 bits of general purpose I/O on 144-pin package
 - Bit manipulation supported via set/clear functions
 - Programmable drive strengths
 - Unused peripheral pins may be used as extra GPIO
 - JTAG support for system level board testing

Family Configurations

Figure 2 shows the pinout configuration for the 144 LQFP.




Figure 2. 144 LQFP Pin Assignment

Table 3. Pin Functions by Primary and Alternate Purpose (continued)

Pin Group	Primary Function	Secondary Function (Alt 1)	Tertiary Function (Alt 2)	Quaternary Function (GPIO)	Slew Rate	Drive Strength/Co ntrol ¹	Pull-up/ Pull-down ²	Pin on 144 MAPBGA	Pin on 144 LQFP	Pin on 100 LQFP
VSS	VSS	_	_	—	N/A	N/A	_	A1; A12; F6–8; G6–8; H8; M1	8; 21; 31; 49; 60; 91; 99; 114; 124; 134	2; 15; 25; 34; 37; 66; 81; 91

The PDSR and PSSR registers are part of the GPIO module. All programmable signals default to 2mA drive in normal (single-chip) mode.
 All signals have a pull-up in GPIO mode.
 I2C1 is multiplexed with specific pins of the QSPI, UART1, UART2, and Mini-FlexBus pin groups.

⁴ For primary and GPIO functions only.

⁵ Only when JTAG mode is enabled.

⁶ For secondary and GPIO functions only.

⁷ RSTI has an internal pull-up resistor; however, the use of an external resistor is strongly recommended.

⁸ For GPIO functions, the Primary Function has pull-up control within the GPT module.

⁹ Available on 144-pin packages only.

¹⁰ This list for power and ground does not include those dedicated power/ground pins included elsewhere, such as in the ADC, USB, and PLL.

Freescale

2 Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the microcontroller unit, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Maximum Ratings

Rating	Symbol	Value	Unit	
Supply voltage	V _{DD}	-0.3 to +4.0	V	
Clock synthesizer supply voltage	V _{DDPLL}	-0.3 to +4.0	V	
RAM standby supply voltage	V _{STBY}	+1.8 to 3.5	V	
USB standby supply voltage	V _{DDUSB}	-0.3 to +4.0	V	
Digital input voltage ³	V _{IN}	-0.3 to +4.0	V	
EXTAL pin voltage	V _{EXTAL}	0 to 3.3	V	
XTAL pin voltage	V _{XTAL}	0 to 3.3	V	
Instantaneous maximum current Single pin limit (applies to all pins) ^{4, 5}	I _{DD}	25	mA	
Operating temperature range (packaged)	Т _А (Т _L - Т _Н)	-40 to 85 or 0 to 70 ⁶	°C	
Storage temperature range	T _{stg}	-65 to 150	°C	

Table 4. Absolute Maximum Ratings^{1, 2}

¹ Functional operating conditions are given in DC Electrical Specifications. Absolute Maximum Ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.

² This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (V_{SS} or V_{DD}).

³ Input must be current limited to the I_{DD} value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

- $^4~$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD}
- ⁵ The power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{in} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in the external power supply going out of regulation. Ensure that the external V_{DD} load shunts current greater than maximum injection current. This is the greatest risk when the MCU is not consuming power (e.g., no clock).

⁶ Depending on the packaging; see orderable part number summary (Table 2)

. . .

Table 7. Current Consumption in Low-Power Mode,	, Code From SRAM ^{1,2,3}
---	-----------------------------------

Mode	8 MHz (Typ)	16 MHz (Typ)	64 MHz (Typ)	80 MHz (Typ)	Unit	Symbol
Stop mode 3 (Stop 11) ⁴		0.0	90			
Stop mode 2 (Stop 10) ⁴		-	7			
Stop mode 1 (Stop 01) ^{4,5}	9	10	15	17	• mA	
Stop mode 0 (Stop 00) ⁵	9	10	15	17		DD
Wait / Doze	13	18	42	50		
Run	16	21	55	65		

¹ All values are measured with a 3.3 V power supply. Tests performed at room temperature.

² Refer to the Power Management chapter in the *MCF52259 Reference Manual* for more information on low-power modes.

³ CLKOUT, PST/DDATA signals, and all peripheral clocks except UART0 off before entering low-power mode. CLKOUT is disabled. Code executed from SRAM with flash memory shut off by writing 0x0 to the FLASHBAR register.

⁴ See the description of the Low-Power Control Register (LPCR) in the *MCF52259 Reference Manual* for more information on stop modes 0–3.

⁵ Results are identical to STOP 00 for typical values because they only differ by CLKOUT power consumption. CLKOUT is already disabled in this instance prior to entering low-power mode.

2.3 Thermal Characteristics

Table 8 lists thermal resistance values.

Table 8. Thermal Ch	naracteristics
---------------------	----------------

	Characteristic	;	Symbol	Value	Unit
144 MAPBGA	Junction to ambient, natural convection	Single layer board (1s)	θ_{JA}	53 ^{1,2}	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	θ _{JA}	30 ^{1,3}	°C/W
	Junction to ambient, (@200 ft/min)	Single layer board (1s)	θ _{JMA}	43 ^{1,3}	°C/W
	Junction to ambient, (@200 ft/min)	Four layer board (2s2p)	θ _{JMA}	26 ^{1,3}	°C/W
	Junction to board	—	θ_{JB}	16 ⁴	°C/W
	Junction to case	—	θ _{JC}	9 ⁵	°C/W
	Junction to top of package	Natural convection	Ψ _{jt}	2 ⁶	°C/W
	Maximum operating junction temperature	—	Тj	105	°C
144 LQFP	Junction to ambient, natural convection	Single layer board (1s)	θ_{JA}	44 ^{7,8}	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	θ_{JA}	35 ^{1,9}	°C/W
	Junction to ambient, (@200 ft/min)	Single layer board (1s)	θ_{JMA}	35 ^{1,3}	°C/W
	Junction to ambient, (@200 ft/min)	Four layer board (2s2p)	θ_{JMA}	29 ^{1,3}	°C/W
	Junction to board	—	θ_{JB}	23 ¹⁰	°C/W
	Junction to case	—	θ _{JC}	7 ¹¹	°C/W
	Junction to top of package	Natural convection	Ψ _{jt}	2 ¹²	°C/W
	Maximum operating junction temperature	—	Тj	105	°C

	Characteristic	Characteristic			Unit
100 LQFP	Junction to ambient, natural convection	Single layer board (1s)	θ_{JA}	53 ^{13,14}	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	θ _{JA}	39 ^{1,15}	°C/W
	Junction to ambient, (@200 ft/min)	Single layer board (1s)	θ _{JMA}	42 ^{1,3}	°C/W
	Junction to ambient, (@200 ft/min)	Four layer board (2s2p)	θ _{JMA}	33 ^{1,3}	°C/W
	Junction to board	—	θ _{JB}	25 ¹⁶	°C/W
	Junction to case	—	θ _{JC}	9 ¹⁷	°C/W
	Junction to top of package	Natural convection	Ψ _{jt}	2 ¹⁸	°C/W
	Maximum operating junction temperature	—	Tj	105	°C

Table 8. Thermal Characteristics (continued)

 θ_{JA} and Ψ_{jt} parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of θ_{JA} and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the Ψ_{jt} parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.

- ² Per JEDEC JESD51-2 with the single-layer board (JESD51-3) horizontal.
- ³ Per JEDEC JESD51-6 with the board JESD51-7) horizontal.
- ⁴ Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- ⁵ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- ⁶ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.
- ⁷ θ_{JA} and Ψ_{jt} parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of θ_{JA} and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the Ψ_{jt} parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.
- ⁸ Per JEDEC JESD51-2 with the single-layer board (JESD51-3) horizontal.
- ⁹ Per JEDEC JESD51-6 with the board JESD51-7) horizontal.
- ¹⁰ Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- ¹¹ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- ¹² Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.
- ¹³ θ_{JA} and Ψ_{jt} parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of θ_{JA} and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the Ψ_{jt} parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.
- ¹⁴ Per JEDEC JESD51-2 with the single-layer board (JESD51-3) horizontal.
- ¹⁵ Per JEDEC JESD51-6 with the board JESD51-7) horizontal.

2.7 DC Electrical Specifications

Characteristic	Symbol	Min	Max	Unit
Supply voltage	V _{DD}	3.0	3.6	V
Standby voltage	V _{STBY}	1.8	3.5	V
Input high voltage	V _{IH}	$0.7 \times V_{DD}$	4.0	V
Input low voltage	V _{IL}	$V_{SS} - 0.3$	$0.35 imes V_{DD}$	V
Input hysteresis ²	V _{HYS}	$0.06 \times V_{DD}$	_	mV
Low-voltage detect trip voltage (V _{DD} falling)	V _{LVD}	2.15	2.3	V
Low-voltage detect hysteresis (V _{DD} rising)	V _{LVDHYS}	60	120	mV
Input leakage current V _{in} = V _{DD} or V _{SS} , digital pins	l _{in}	-1.0	1.0	μA
Output high voltage (all input/output and all output pins) $I_{OH} = -2.0 \text{ mA}$	V _{OH}	V _{DD} – 0.5	—	V
Output low voltage (all input/output and all output pins) $I_{OL} = 2.0 \text{ mA}$	V _{OL}	_	0.5	V
Output high voltage (high drive) I _{OH} = -5 mA	V _{OH}	V _{DD} – 0.5	_	V
Output low voltage (high drive) I _{OL} = 5 mA	V _{OL}	_	0.5	V
Output high voltage (low drive) I _{OH} = -2 mA	V _{OH}	V _{DD} - 0.5	_	V
Output low voltage (low drive) I _{OL} = 2 mA	V _{OL}	—	0.5	V
Weak internal pull Up device current, tested at V_{IL} Max. ³	I _{APU}	-10	-130	μA
Input Capacitance ⁴ All input-only pins All input/output (three-state) pins 	C _{in}		7 7	pF

Table 13. DC Electrical Specifications ¹

¹ Refer to Table 14 for additional PLL specifications.

² Only for pins: IRQ1, IRQ3. IRQ5, IRQ7, RSTIN_B, TEST, RCON_B, PCS0, SCK, I2C_SDA, I2C_SCL, TCLK, TRST_B

³ Refer to Table 3 for pins having internal pull-up devices.

⁴ This parameter is characterized before qualification rather than 100% tested.

2.8 Clock Source Electrical Specifications

Table 14. Oscillator and PLL Specifications

$(V_{DD} \text{ and } V_{DDPLL} = 3.0 \text{ to } 3.6 \text{ V},$	', V _{SS} = V _{SSPL}	L = 0 V
---	--	---------

Characteristic	Symbol	Min	Max	Unit
Clock Source Frequency Range of EXTAL Frequency Range • Crystal • External ¹	f _{crystal} f _{ext}	12 0	25.0 ² 66.67 or 80	MHz
PLL reference frequency range	f _{ref_pll}	2	10.0	MHz
System frequency ³ External clock mode On-chip PLL frequency 	f _{sys}	0 f _{ref} / 32	66.67 or 80 ⁴ 66.67 or 80 ⁴	MHz
Loss of reference frequency ^{5, 7}	f _{LOR}	100	1000	kHz
Self clocked mode frequency ⁶	f _{SCM}	1	5	MHz
Crystal start-up time ^{7, 8}	t _{cst}	_	0.1	ms
EXTAL input high voltage External reference 	V _{IHEXT}	2.0	3.0 ²	V
EXTAL input low voltage External reference 	V _{ILEXT}	V _{SS}	0.8	V
PLL lock time ^{4,9}	t _{ipil}	_	500	μS
Duty cycle of reference ⁴	t _{dc}	40	60	% f _{ref}
Frequency un-LOCK range	f _{UL}	-1.5	1.5	% f _{ref}
Frequency LOCK range	f _{LCK}	-0.75	0.75	% f _{ref}
CLKOUT period jitter ^{4, 5, 10,11} , measured at f _{SYS} Max • Peak-to-peak (clock edge to clock edge) • Long term (averaged over 2 ms interval)	C _{jitter}	=	10 .01	% f _{sys}
On-chip oscillator frequency	f _{oco}	7.84	8.16	MHz

¹ In external clock mode, it is possible to run the chip directly from an external clock source without enabling the PLL.

² This value has been updated.

³ All internal registers retain data at 0 Hz.

- ⁴ Depending on packaging; see the orderable part number summary (Table 2).
- ⁵ Loss of Reference Frequency is the reference frequency detected internally, which transitions the PLL into self clocked mode.
- ⁶ Self clocked mode frequency is the frequency at which the PLL operates when the reference frequency falls below f_{LOR} with default MFD/RFD settings.
- ⁷ This parameter is characterized before qualification rather than 100% tested.
- ⁸ Proper PC board layout procedures must be followed to achieve specifications.
- ⁹ This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- ¹⁰ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDPLL} and V_{SSPLL} and variation in crystal oscillator frequency increase the C_{jitter} percentage for a given interval.
- 11 Based on slow system clock of 40 MHz measured at $\rm f_{sys}$ max.

2.9 USB Operation

Characteristic	Symbol	Value	Unit
Minimum core speed for USB operation	f _{sys_USB_min}	16	MHz

Table 15. USB Operation Specifications

2.10 Mini-FlexBus External Interface Specifications

A multi-function external bus interface called Mini-FlexBus is provided with basic functionality to interface to slave-only devices up to a maximum bus frequency of 80 MHz. It can be directly connected to asynchronous or synchronous devices such as external boot ROMs, flash memories, gate-array logic, or other simple target (slave) devices with little or no additional circuitry. For asynchronous devices a simple chip-select based interface can be used.

All processor bus timings are synchronous; that is, input setup/hold and output delay are given in respect to the rising edge of a reference clock, MB_CLK. The MB_CLK frequency is half the internal system bus frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Mini-FlexBus output clock (MB_CLK). All other timing relationships can be derived from these values.

Table 16. Mini-FlexBus AC Timing Specifications

Num	Characteristic	Min	Max	Unit	Notes
	Frequency of Operation	—	80	MHz	
MB1	Clock Period	12.5	—	ns	
MB2	Output Valid	—	8	ns	1
MB3	Output Hold	2		ns	1
MB4	Input Setup	6	—	ns	2
MB5	Input Hold	0	—	ns	2

¹ Specification is valid for all MB_A[19:0], MB_D[7:0], MB_CS[1:0], MB_OE, MB_R/W, and MB_ALE.

² Specification is valid for all MB_D[7:0].




Figure 6. Mini-FlexBus Write Timing

2.11 Fast Ethernet Timing Specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

MCF52259 ColdFire Microcontroller, Rev. 5

2.11.1 Receive Signal Timing Specifications

The following timing specs meet the requirements for MII and 7-Wire style interfaces for a range of transceiver devices.

Table 17. Receive Signal Timing	
---------------------------------	--

Num	n Characteristic –		lode	Unit	
Nulli			Max	Ont	
	RXCLK frequency		25	MHz	
E1	RXD[n:0], RXDV, RXER to RXCLK setup ¹	5	_	ns	
E2	RXCLK to RXD[n:0], RXDV, RXER hold ¹	5	_	ns	
E3	RXCLK pulse width high	35%	65%	RXCLK period	
E4	RXCLK pulse width low	35%	65%	RXCLK period	

¹ In MII mode, n = 3




Figure 7. MII Receive Signal Timing Diagram

2.11.2 Transmit Signal Timing Specifications

Table 18. Transmit Signal Timing

Num	Characteristic		lode	Unit	
NUIT	Characteristic	Min	Max	Onit	
—	TXCLK frequency		25	MHz	
E5	TXCLK to TXD[n:0], TXEN, TXER invalid ¹	5	_	ns	
E6	TXCLK to TXD[n:0], TXEN, TXER valid ¹	—	25	ns	
E7	TXCLK pulse width high	35%	65%	t _{TXCLK}	
E8	TXCLK pulse width low	35%	65%	t _{TXCLK}	

¹ In MII mode, n = 3




Figure 8. MII Transmit Signal Timing Diagram

2.11.3 Asynchronous Input Signal Timing Specifications

Table 19. MII Transmit Signal Timing

Num	Characteristic	Min	Max	Unit
E9	CRS, COL minimum pulse width	1.5	—	TXCLK period




Figure 9. MII Async Inputs Timing Diagram

2.11.4 MII Serial Management Timing Specifications

Table 20. MII Serial Management Channel Signal Timing

Num	Characteristic	Symbol	Min	Мах	Unit
E10	MDC cycle time	t _{MDC}	400	_	ns
E11	MDC pulse width		40	60	% t _{MDC}
E12	MDC to MDIO output valid			375	ns
E13	MDC to MDIO output invalid		25	_	ns
E14	MDIO input to MDC setup		10	_	ns
E15	MDIO input to MDC hold		0	_	ns




Figure 10. MII Serial Management Channel TIming Diagram

2.12 General Purpose I/O Timing

GPIO can be configured for certain pins of the QSPI, DDR Control, timer, UART, Interrupt and USB interfaces. When in GPIO mode, the timing specification for these pins is given in Table 21 and Figure 11.

The GPIO timing is met under the following load test conditions:

• 50 pF / 50 Ω for high drive

• $25 \text{ pF} / 25 \Omega$ for low drive

NUM	Characteristic	Symbol	Min	Мах	Unit
G1	CLKOUT High to GPIO Output Valid	t _{CHPOV}	_	10	ns
G2	CLKOUT High to GPIO Output Invalid	t _{CHPOI}	1.5	—	ns
G3	GPIO Input Valid to CLKOUT High	t _{PVCH}	9	_	ns
G4	CLKOUT High to GPIO Input Invalid	t _{CHPI}	1.5	—	ns

Table 21. GPIO Timing




Figure 11. GPIO Timing

2.13 Reset Timing

Table 22. Reset and Configuration Override Timing

 $(V_{DD}$ = 3.0 to 3.6 V, V_{SS} = 0 V, T_{A} = T_{L} to $T_{H})^{1}$

NUM	Characteristic	Symbol	Min	Мах	Unit
R1	RSTI input valid to CLKOUT High	t _{RVCH}	9	—	ns
R2	CLKOUT High to RSTI Input invalid	t _{CHRI}	1.5	_	ns
R3	RSTI input valid time ²	t _{RIVT}	5	_	t _{CYC}
R4	CLKOUT High to RSTO Valid	t _{CHROV}	_	10	ns

 $^1\,$ All AC timing is shown with respect to 50% V_{DD} levels unless otherwise noted.

² During low power STOP, the synchronizers for the RSTI input are bypassed and RSTI is asserted asynchronously to the system. Thus, RSTI must be held a minimum of 100 ns.




Figure 12. RSTI and Configuration Override Timing

Name	Characteristic	Min	Typical	Max	Unit
SNR	Signal-to-noise ratio	_	62 to 66	_	dB
THD	Total harmonic distortion		-75	_	dB
SFDR	Spurious free dynamic range	_	67 to 70.3	_	dB
SINAD	Signal-to-noise plus distortion	_	61 to 63.9	_	dB
ENOB	Effective number of bits	9.1	10.6		Bits

 Table 25. ADC Parameters¹ (continued)

¹ All measurements are preliminary pending full characterization, and made at V_{DD} = 3.3 V, V_{REFH} = 3.3 V, and V_{REFL} = ground

 $^2\,$ INL measured from V_{IN} = V_{REFL} to V_{IN} = V_{REFH}

³ LSB = Least Significant Bit

 $^4~$ INL measured from V_{IN} = 0.1 V_{REFH} to V_{IN} = 0.9 V_{REFH}


 5 Includes power-up of ADC and V_{REF}

⁶ ADC clock cycles

⁷ Current that can be injected or sourced from an unselected ADC signal input without impacting the performance of the ADC

2.16 Equivalent Circuit for ADC Inputs

Figure 14 shows the ADC input circuit during sample and hold. S1 and S2 are always open/closed at the same time that S3 is closed/open. When S1/S2 are closed and S3 is open, one input of the sample and hold circuit moves to $(V_{REFH}-V_{REFL})/2$, while the other charges to the analog input voltage. When the switches are flipped, the charge on C1 and C2 are averaged via S3, with the result that a single-ended analog input is switched to a differential voltage centered about $(V_{REFH}-V_{REFL})/2$. The switches switch on every cycle of the ADC clock (open one-half ADC clock, closed one-half ADC clock). There are additional capacitances associated with the analog input pad, routing, etc., but these do not filter into the S/H output voltage, as S1 provides isolation during the charge-sharing phase. One aspect of this circuit is that there is an on-going input current, which is a function of the analog input voltage, V_{REF} and the ADC clock frequency.



- 1. Parasitic capacitance due to package, pin-to-pin and pin-to-package base coupling; 1.8 pF
- 2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing; 2.04 pF
- 3. Equivalent resistance for the channel select mux; 100Ω
- 4. Sampling capacitor at the sample and hold circuit. Capacitor C1 is normally disconnected from the input and is only connected to it at sampling time; 1.4 pF
- 5. Equivalent input impedance, when the input is selected = 1

(ADC Clock Rate) \times (1.4 \times 10⁻¹²)

Figure 14. Equivalent Circuit for A/D Loading

MCF52259 ColdFire Microcontroller, Rev. 5

2.17 DMA Timers Timing Specifications

Table 26 lists timer module AC timings.

Table 26. Timer Module AC Timing Specifications

Name	Characteristic ¹	Min	Max	Unit
T1	DTIN0 / DTIN1 / DTIN2 / DTIN3 cycle time	$3 \times t_{CYC}$	_	ns
T2	DTIN0 / DTIN1 / DTIN2 / DTIN3 pulse width	$1 \times t_{CYC}$		ns


¹ All timing references to CLKOUT are given to its rising edge.

2.18 **QSPI Electrical Specifications**

Table 27 lists QSPI timings.

Name	Characteristic	Min	Мах	Unit
QS1	QSPI_CS[3:0] to QSPI_CLK	1	510	t _{CYC}
QS2	QSPI_CLK high to QSPI_DOUT valid	_	10	ns
QS3	QSPI_CLK high to QSPI_DOUT invalid (Output hold)	2		ns
QS4	QSPI_DIN to QSPI_CLK (Input setup)	9	_	ns
QS5	QSPI_DIN to QSPI_CLK (Input hold)	9	_	ns

The values in Table 27 correspond to Figure 15.



2.19 JTAG and Boundary Scan Timing

Num	Characteristics ¹	Symbol	Min	Max	Unit
J1	TCLK frequency of operation	f _{JCYC}	DC	1/4	f _{sys/2}
J2	TCLK cycle period	t _{JCYC}	$4 \times t_{CYC}$	—	ns
J3	TCLK clock pulse width	t _{JCW}	26	—	ns
J4	TCLK rise and fall times	t _{JCRF}	0	3	ns
J5	Boundary scan input data setup time to TCLK rise	t _{BSDST}	4	—	ns
J6	Boundary scan input data hold time after TCLK rise	t _{BSDHT}	26	—	ns
J7	TCLK low to boundary scan output data valid	t _{BSDV}	0	33	ns
J8	TCLK low to boundary scan output high Z	t _{BSDZ}	0	33	ns
J9	TMS, TDI input data setup time to TCLK rise	t _{TAPBST}	4	—	ns
J10	TMS, TDI Input data hold time after TCLK rise	t _{TAPBHT}	10	—	ns
J11	TCLK low to TDO data valid	t _{TDODV}	0	26	ns
J12	TCLK low to TDO high Z	t _{TDODZ}	0	8	ns
J13	TRST assert time	t _{TRSTAT}	100	—	ns
J14	TRST setup time (negation) to TCLK high	t _{TRSTST}	10	—	ns

Table 28. JTAG and Boundary Scan Timing

¹ JTAG_EN is expected to be a static signal. Hence, it is not associated with any timing.




Figure 16. Test Clock Input Timing

4 Revision History

Table 31. Revision History

Revision	Description	
0	Initial public release.	
1	 Added package dimensions to package diagrams Added listing of devices for MCF52259 family Changed "Four-channel general-purpose timer (GPT) capable of input capture/output compare, pulse width modulation (PWM), and pulse accumulation" to "Four-channel general-purpose timer (GPT) capable of input capture/output compare, pulse width modulation (PWM), pulse-code modulation (PCM), and pulse accumulation" Updated the figure Pinout Top View (144 MAPBGA) Removed an extraneous instance of the table Pin Functions by Primary and Alternate Purpose In the table Pin Functions by Primary and Alternate Purpose, changed a footnote from "This list for power and ground does not include those dedicated power/ground pins included elsewhere, such as in the ADC" to "This list for power and ground does not include those dedicated power/ground pins include elsewhere, such as in the ADC, USB, and PLL" In the table SGFM Flash Program and Erase Characteristics, changed "(V_{DDF} = 2.7 to 3.6 V)" to "(V_{DD} = 3.0 to 3.6 V)" In the table Oscillator and PLL Specifications, changed "V_{DD} and V_{DDPLL} = 2.7 to 3.6 V" to "V_{DD} = 3.0 to 3.6 V" In the table Reset and Configuration Override Timing, changed "V_{DD} = 2.7 to 3.6 V" to "V_{DD} = 3.0 to 3.6 V" 	
2	 Added EzPort Electrical Specifications. Updated Table 2 for part numbers. In Table 13, added slew rate column, updated derive strength, pull-up/pull-down values,JTAG pin alternate functions, removed Wired/OR control column, and reordered AN[7:0] list of pin numbers for 144 LQFP and 100 LQFP. Updated Table 14. Updated Table 13, to change MIN voltage spec for Standby Voltage (VSTBY) to 1.8V (from 3.0V). Updated Figure 2 for RTC_EXTAL and RTC_XTAL pin positions. 	
3	 Updated EzPort Electrical Specifications Added hysteresis note in the DC electrical table Clarified pin function table for VSS pins. Clarified orderable part summary. 	
4	 Updated EXTAL input high voltage (External reference) Maximum to "3.0V" (Instead of "VDD"). Also, added a footnote saying, "This value has been update" Updated crystal frequency value to 25 MHz 	
5	Updated TOC	

How to Reach Us:

Home Page: www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Freescale Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF52259 Rev. 5 5/2012 Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale, Inc. All other product or service names are the property of their respective owners. © Freescale, Inc. 2011, 2012. All rights reserved.

