

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp306t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



Pin Name	Pin Type	Buffer Type	Description
RG0-RG3	I/O	ST	PORTG is a bidirectional I/O port.
RG6-RG9	I/O	ST	
RG12-RG15	I/O	ST	
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.
SDI1	I	ST	SPI1 data in.
SDO1	0		SPI1 data out.
SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.
SDI2	I	ST	SPI2 data in.
SDO2	0		SPI2 data out.
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.
SDA2	I/O	ST	Synchronous serial data input/output for I2C2.
SOSCI	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	0	—	32.768 kHz low-power oscillator crystal output.
TMS	I	ST	JTAG Test mode select pin.
TCK	I	ST	JTAG test clock input pin.
TDI	I	ST	JTAG test data input pin.
TDO	0	—	JTAG test data output pin.
T1CK	I	ST	Timer1 external clock input.
T2CK	I	ST	Timer2 external clock input.
T3CK		ST	Timer3 external clock input.
T4CK		ST	Timer4 external clock input.
T5CK		ST	Timer5 external clock input.
16CK	1	SI	limer6 external clock input.
17CK		SI	Timer/ external clock input.
18CK		SI	Timer's external clock input.
19CK	I	51	
U1CTS		ST	UART1 clear to send.
U1RTS	0		UART1 ready to send.
U1RX		SI	
	0		
		SI	UARI2 clear to send.
U2RTS	0		UART2 ready to send.
		51	UART2 receive.
0217	0		
VDD	Р -	_	Positive supply for peripheral logic and I/O pins.
VCAP/VDDCORE	Р	—	CPU logic filter capacitor connection.
Vss	Р	—	Ground reference for logic and I/O pins.
VREF+	- 1	Analog	Analog voltage reference (high) input.
VREF-	Ι	Analog	Analog voltage reference (low) input.
Logond: CMO	e = cMO	S compatible	a input or output: Apolog = Apolog input: $B = Bowor$

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;

Analog = Analog input; P = Power O = Output;

I = Input

3.0 CPU

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2. "CPU"** (DS70204) in the *"dsPIC33F Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXGPX06/X08/X10 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJXXXGPX06/X08/X10 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The dsPIC33FJXXXGPX06/X08/X10 instruction set has two classes of instructions: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJXXXGPX06/X08/X10 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1. The programmer's model for the dsPIC33FJXXXGPX06/X08/X10 is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space. The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value, up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM memory data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.

3.3 Special MCU Features

The dsPIC33FJXXXGPX06/X08/X10 features a 17-bit by 17-bit, single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0).

The dsPIC33FJXXXGPX06/X08/X10 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit, left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

TABLE 4-9: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	_	—	_	—	_	_	_	—				Receive	Register				0000
I2C1TRN	0202	_	_	_	_	_	_	_	— — Transmit Register					00FF				
I2C1BRG	0204	_	_	_	_	_	_	_		Baud Rate Generator Register					0000			
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	020A	_	—	_	—	_	—	Address Register					0000					
I2C1MSK	020C	_	—	_	—	—	—					Address Ma	ask Register	-				0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-10: I2C2 REGISTER MAP

	-																	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C2RCV	0210	—		_		_		_					Receive	Register				0000
I2C2TRN	0212	—		—		—		—	— — Transmit Register					OOFF				
I2C2BRG	0214	_	_	_	_	_	_	_		Baud Rate Generator Register					0000			
I2C2CON	0216	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2STAT	0218	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C2ADD	021A	_	_	_	_	_	_		Address Register					0000				
I2C2MSK	021C	_	_	_	_	_	_		Address Mask Register						0000			

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

EXAMPLE 5-2: LOADING THE WRITE BUFFERS

;	Set up NVMCO	N for row programming operations	;	
	MOV	#0x4001, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Set up a poi	nter to the first program memory	r loc	ation to be written
;	program memo	ry selected, and writes enabled		
	MOV	#0x0000, W0	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	;	An example program memory address
;	Perform the	TBLWT instructions to write the	latc	hes
;	0th_program_	word		
	MOV	#LOW_WORD_0, W2	;	
	MOV	#HIGH_BYTE_0, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	<pre>lst_program_</pre>	word		
	MOV	#LOW_WORD_1, W2	;	
	MOV	#HIGH_BYTE_1, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	2nd_program	_word		
	MOV	#LOW_WORD_2, W2	;	
	MOV	#HIGH_BYTE_2, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
	•			
	•			
	•			
;	63rd_program	_word		
	MOV	#LOW_WORD_31, W2	;	
	MOV	#HIGH_BYTE_31, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; ;	Block all interrupts with priority <7 for next 5 instructions
MOV	#0x55, W0		
MOV	W0, NVMKEY	;	Write the 55 key
MOV	#0xAA, W1	;	
MOV	W1, NVMKEY	;	Write the AA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	Insert two NOPs after the
NOP		;	erase command is asserted

FIGURE 7-1.	
FIGURE /-I.	USPICJJFJAAAGPAU0/AU0/AIU INTERRUPT VECTOR TADLE

Reset - COTO Address	0x000002	
Reserved	0x000002	
Oscillator Fail Tran Vector	0,000004	
Address Error Trap Vector	-	
Stack Error Tran Voctor	-	
Math Error Trap Visitor	-	
DMA Error Trap Vector	-	
DiviA Lifor hap vector	-	
Reserved	-	
	0,000014	
Interrupt Vector 0	0000014	
	-	
~	-	
~	-	
	0.000070	
Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) ⁽¹⁾
Interrupt vector 53	0x00007E	
Interrupt vector 54	0x000080	
~	-	
~	-	
	0.000050	
Interrupt Vector 116		
	0x0000FE	
Reserved	0000100	
Reserved	0x000102	
Reserved	_	
Oscillator Fall Trap Vector	-	
Address Error Trap vector	-	
Stack Error Trap Vector	-	
Math Error Trap Vector	-	
DWA Error Trap vector		1
Reserved	_	
Reserved	0.0001111	
Interrupt Vector 0	0x000114	
	_	
~	_	
~	-	Alternate interrupt Vector Table $(AI)(T)^{(1)}$
~	0,000170	Alternate interrupt vector rable (AlvT)
Interrupt Vector 52	0x00017C	
Interrupt Vector 53	0x00017E	
	0,000100	
~ ~	-	
~	-	
Interrupt Voctor 116		1
Interrupt Vector 117		
Start of Code	0x000712	
	0,000200	
	Reserved Oscillator Fail Trap Vector Address Error Trap Vector Math Error Trap Vector DMA Error Trap Vector Reserved Interrupt Vector 0 Interrupt Vector 1 ~ 1nterrupt Vector 52 Interrupt Vector 53 Interrupt Vector 54 ~ 1nterrupt Vector 116 Interrupt Vector 117 Reserved Interrupt Vector 0 Interrupt Vector 11 ~ ~ Interrupt Vector 52 Interrupt Vector 53 <td< td=""><td>Reserved 0x000004 Oscillator Fail Trap Vector 0x000004 Address Error Trap Vector Math Error Trap Vector Math Error Trap Vector 0x000014 Interrupt Vector 0 0x000014 Interrupt Vector 1 0x00007C Nath Error 52 0x00007C Interrupt Vector 53 0x00007C Interrupt Vector 54 0x00007E Notocore 0x00007C Interrupt Vector 54 0x00007E Notocore 0x00007C Interrupt Vector 54 0x00007E Notocore 0x00007C Notocore 0x0000100 Notocore 0x0000100 Notocore 0x0000100 Notocore 0x0000100 No</td></td<>	Reserved 0x000004 Oscillator Fail Trap Vector 0x000004 Address Error Trap Vector Math Error Trap Vector Math Error Trap Vector 0x000014 Interrupt Vector 0 0x000014 Interrupt Vector 1 0x00007C Nath Error 52 0x00007C Interrupt Vector 53 0x00007C Interrupt Vector 54 0x00007E Notocore 0x00007C Interrupt Vector 54 0x00007E Notocore 0x00007C Interrupt Vector 54 0x00007E Notocore 0x00007C Notocore 0x0000100 Notocore 0x0000100 Notocore 0x0000100 Notocore 0x0000100 No

		1 1201010 (00		
Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
54	46	0x000070	0x000170	DMA4 – DMA Channel 4
55	47	0x000072	0x000172	T6 – Timer6
56	48	0x000074	0x000174	T7 – Timer7
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events
59	51	0x00007A	0x00017A	T8 – Timer8
60	52	0x00007C	0x00017C	T9 – Timer9
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3
62	54	0x000080	0x000180	INT4 – External Interrupt 4
63	55	0x000082	0x000182	C2RX – ECAN2 Receive Data Ready
64	56	0x000084	0x000184	C2 – ECAN2 Event
65	57	0x000086	0x000186	Reserved
66	58	0x000088	0x000188	Reserved
67	59	0x00008A	0x00018A	DCIE – DCI Error
68	60	0x00008C	0x00018C	DCID – DCI Transfer Done
69	61	0x00008E	0x00018E	DMA5 – DMA Channel 5
70	62	0x000090	0x000190	Reserved
71	63	0x000092	0x000192	Reserved
72	64	0x000094	0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error
74	66	0x000098	0x000198	U2E – UART2 Error
75	67	0x00009A	0x00019A	Reserved
76	68	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	69	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request
79	71	0x0000A2	0x0001A2	C2TX – ECAN2 Transmit Data Request
80-125	72-117	0x0000A4-0x0000 FE	0x0001A4-0x0001 FE	Reserved

TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

TABLE 7-2: TRAP VECTORS

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error Trap
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred

REGISTER 7-18:	IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3
----------------	--

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
	_	_	_	_		DMA1IP<2:0>				
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		AD1IP<2:0>				U1TXIP<2:0>				
bit 7							bit 0			
r										
Legend:										
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, re	ad as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 15-11	Unimplemen	ted: Read as 'o)'							
bit 10-8	DMA1IP<2:0>	>: DMA Channe	el 1 Data Tra	nsfer Complete	Interrupt Price	prity bits				
	111 = Interrup	ot is priority 7 (ł	nighest priorit	ty interrupt)						
	•									
	•									
	001 = Interrup 000 = Interrup	ot is priority 1 ot source is disa	abled							
bit 7	Unimplemen	ted: Read as 'd)'							
bit 6-4	AD1IP<2:0>:	ADC1 Convers	sion Complet	e Interrupt Prio	rity bits					
	111 = Interrup	ot is priority 7 (ł	nighest priorit	ty interrupt)	•					
	•									
	•									
	• 001 = Interrupt is priority 1									
	000 = Interrup	ot source is disa	abled							
bit 3	Unimplemen	ted: Read as 'd)'							
bit 2-0	U1TXIP<2:0>	: UART1 Trans	mitter Interru	pt Priority bits						
	111 = Interrup	ot is priority 7 (ł	nighest priorit	ty interrupt)						
	•									
	•									
	• 001 = Interrur	ot is priority 1								
	000 = Interrup	ot source is disa	abled							
	1									

9.1 CPU Clocking System

There are seven system clock options provided by the dsPIC33FJXXXGPX06/X08/X10:

- FRC Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- · Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- 1. XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 2. HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 3. EC (External Clock): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration"**.

The FRC frequency depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 22.1 "Configuration Bits"** for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) Fosc is divided by 2 to generate the device instruction clock (FcY) and the peripheral clock time base (FP). FcY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJXXXGPX06/X08/X10 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

$FCY = \frac{FOSC}{2}$

9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

 $FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator

bit 0 OSWEN: Oscillator Switch Enable bit

- 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
- 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **Section 7. "Oscillator"** (DS70186) in the *"dsPIC33F Family Reference Manual"* (available from the Microchip website) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER									
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON	_	TSIDL	_	—	_	—	—		
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0		
	TGATE	TCKPS	S<1:0>	—	TSYNC	TCS	—		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	lown		
		A 1.11							
bit 15	ION: Timer1	On bit							
	1 = Starts 16- 0 = Stops 16-	bit Timer1							
bit 14	Unimplemen	ted: Read as '	o'						
bit 13	TSIDL: Stop i	n Idle Mode bit							
	1 = Discontinu	ue module ope	ration when c	levice enters lo	lle mode				
	0 = Continue	module operati	ion in Idle mo	de					
bit 12-7	Unimplemen	ted: Read as '	כ'						
bit 6	TGATE: Time	er1 Gated Time	Accumulatio	n Enable bit					
	When T1CS =	<u>= 1:</u> .							
	I his bit is igno	ored.							
	$\frac{\text{Vvnen 11CS}}{1 = \text{Cated tim}}$	<u>= 0:</u> le accumulation	nenahled						
	0 = Gated tim	e accumulation	n disabled						
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Presca	le Select bits					
	11 = 1:256								
	10 = 1:64								
	01 = 1:8								
hit 3		ted: Read as '(ר י						
bit 2		er1 External Clo	ock Input Svn	chronization S	elect hit				
Sit 2	When TCS =	1:	Jok input Oyn						
	1 = Synchron	<u></u> ize external clo	ck input						
	0 = Do not sy	nchronize exte	rnal clock inp	ut					
	When TCS =	<u>0:</u>							
hit 1		orea. Claak Sauraa (Coloct bit						
DILI		CIUCK SOUFCE S		rising odgo)					
	0 = Internal cl	lock (FCY)		naing euge)					
bit 0	Unimplemented: Read as '0'								



FIGURE 17-1: I^2C^{TM} BLOCK DIAGRAM (x = 1 OR 2)

REGISTER 18-1: UXMODE: UARTX MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	RTSMD	_	UEN	<1:0>
bit 15		·				•	bit 8
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL
bit 7							bit 0
F							
Legend:		HC = Hardwa	re cleared				
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15 UARTEN: UARTx Enable bit ⁽¹⁾ 1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0> 0 = UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption							:0> onsumption
bit 14	Unimplemen	ted: Read as '	o'				
bit 13	USIDL: Stop	in Idle Mode bi	t				
	1 = Discontin 0 = Continue	ue module ope module operat	eration when o tion in Idle mo	device enters lo ode	dle mode		
bit 12	IREN: IrDA [®]	Encoder and D	ecoder Enabl	e bit ⁽²⁾			
	$1 = IrDA^{\mbox{\scriptsize R}} en$ $0 = IrDA^{\mbox{\scriptsize R}} en$	coder and deco	oder enabled oder disabled				
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin b	it			
	$1 = \frac{UxRTS}{UxRTS} p$ 0 = UxRTS p	in in Simplex m in in Flow Cont	node trol mode				
bit 10	Unimplemen	ted: Read as '	כ'				
bit 9-8	UEN<1:0>: U	IARTx Enable b	oits				
	11 = UxTX, UxRX and BCLK pins are enabled and used; UxCTS pin controlled by port latches 10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin controlled by port latches 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLK pins controlled by port latches						
bit 7	WAKE: Wake	e-up on Start bit	Detect Durin	g Sleep Mode	Enable bit		
	1 = UARTx w in hardwa 0 = No wake	vill continue to s are on following -up enabled	sample the Ux rising edge	RX pin; interrı،	upt generated o	n falling edge; l	oit cleared
bit 6	LPBACK: UA	ARTx Loopback	Mode Select	bit			
	1 = Enable L	oopback mode					
	0 = Loopbacl	k mode is disat	oled				
bit 5	ABAUD: Auto	o-Baud Enable	bit				
	 1 = Enable baud rate measurement on the next character - requires reception of a Sync field (55h) before other data; cleared in hardware upon completion 						
	0 = Baud rate	e measurement	t disabled or c	completed			
Note 1: Re	efer to Section habling the UAR	17. "UART" (D T module for re	S70188) in the ceive or trans	ne <i>"dsPIC33F l</i> smit operation.	Family Referen	ce <i>Manual"</i> for i	nformation on

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 1	9-9: CiCFG	61: ECAN™ E	BAUD RATI	E CONFIGUR	ATION REGI	STER 1			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	_	_			_				
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SJW	<1:0>			BRI	P<5:0>				
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	it U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-8	Unimplemen	ted: Read as '	0'						
bit 7-6	SJW<1:0>: S	Synchronization	Jump Width	bits					
	11 = Length is 4 x TQ								
	10 = Length i	s 3 x Tq							
	01 = Length I	SZXIQ s1xTo							
bit 5-0	BRP<5:0>: F	Baud Rate Pres	scaler hits						
bit 5-0	DRP<3:0 2: Baud Rate Prescaler Dis								
	•		10/11						
	•								
	•								
	00 0010 = T	Q = 2 x 3 x 1/F	CAN						
	00 0001 = T	Q = 2 x 2 x 1/F	CAN						

00 0000 = TQ = 2 x 1 x 1/FCAN

						n <i>2)</i>	
R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON		ADSIDL	ADDMABM	—	AD12B	FORM	1<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0
	SSDC < 2:0>			SIMEAM	ASAM		
hit 7	33RC-2.02		_	SIIVISAIVI	ASAW	SAIVIE	DUNE bit 0
							Dit U
Legend:		HC = Cleared	bv hardware	HS = Set by	hardware		
R = Readable	bit	W = Writable I	oit	U = Unimplei	mented bit, read	1 as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	ADON: ADC	Operating Mod	e bit				
	1 = ADC mod	dule is operatin	g				
	0 = ADC is of	ff					
bit 14	Unimplemen	ted: Read as 'o)'				
bit 13	ADSIDL: Stop	o in Idle Mode k	pit				
	1 = Discontin	nue module ope module operat	ion in Idle mod	evice enters lo	lle mode		
hit 12		DMA Buffer Bui	ild Mode hit				
Sit 12	1 = DMA buff	ers are written i	in the order of c	conversion. Th	e module will pr	ovide an addre	ss to the DMA
	channel t	hat is the same	e as the addres	ss used for the	non-DMA stan	d-alone buffer	
	0 = DMA buff	fers are written i	in Scatter/Gath	er mode. The	module will prov	/ide a scatter/g	ather address
hit 11		A channel, bas	sea on the inde	ex of the analo	ig input and the	size of the Div	IA buller
bit 10		it or 12 Bit One	, ration Mode bi	i+			
Dit 10	1 = 12-hit 1-	channel ADC c	neration	it.			
	0 = 10-bit, 4-0	channel ADC o	peration				
bit 9-8	FORM<1:0>:	Data Output Fo	ormat bits				
	For 10-bit ope	eration:					
	11 = Signed f	ractional (Dout	= sddd dddo	d dd00 0000), where $s = .NC$)/DT.d<9	
	01 = Signed i	nteger (Dout = aaa	ssss sssd	dddd dddd.	where s = .NOT	.d<9>)	
	00 = Integer (DOUT = 0000	00dd dddd d	lddd)		,	
	For 12-bit ope	eration:					
	11 = Signed f	ractional (Dout al (Dout - dad	= sddd dddo	d dddd 0000 A 0000)), where $s = .NC$	DT.d<11>)	
	01 = Signed I	nteger (Dout =	ssss sddd	dddd dddd, v	where s = .NOT	.d<11>)	
	00 = Integer (DOUT = 0000	dddd dddd d	lddd)		,	
bit 7-5	SSRC<2:0>:	Sample Clock	Source Select	bits			
	111 = Interna	l counter ends	sampling and s	starts conversi	ion (auto-conve	rt)	
	110 = Reserv 101 = Reserv	red red					
	100 = Reserv	red					
	011 = MPWM	l interval ends	sampling and s	starts conversi	on	والمتعالمة والمتعالمة	•
	010 = GP time t	er (Timer3 for A transition on IN	T0 pin ends s	ior ADC2) CON ampling and st	arts conversion	pling and start	s conversion
	000 = Clearin	ig sample bit er	nds sampling a	ind starts conv	rersion		
bit 4	Unimplemen	ted: Read as 'd)'				

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	
bit 15	·	·				-	bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	
bit 7	·	·				-	bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, rea		d as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

bit 15-0

CSS<31:16>: ADC Input Scan Selection bits

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan
- **Note 1:** On devices without 32 analog inputs, all ADxCSSH bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.
 - **2:** CSSx = ANx, where x = 16 through 31.

REGISTER 21-8: ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7		•			·		bit 0
<u>.</u>							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<15:0>: ADC Input Scan Selection bits

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan
- **Note 1:** On devices without 16 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.
 - **2:** CSSx = ANx, where x = 0 through 15.

Base Instr #	Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
48	MPY	MPY Wm*Wn,Acc,Wx,Wxd,Wy,Wyd		Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ao	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC Ws,Wd		Wd = Rotate Left through Carry Ws	1	1	C,N,Z
04	RINC	RLNC			1	1	N,Z
		RLNC	L, WREG	Wd = Rotate Left (No Carry) Ma	1	1	N.Z
65	DDC	RENC	พธ, พน ะ	f = Detate Dight through Comp f	1	1	
00	INC	RRC	f WREG	WREG = Rotate Right through Carry f	1	1	C N 7
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C.N.Z

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Trader Architecture — Flash Memory Fa Program Memory Product Group Pin Count — Tape and Reel Fl Temperature Rar	dsPIC 33 FJ 256 GP7 10 T I / PT - XXX mark	Examples: a) dsPIC33FJ256GP710I/PT: General-purpose dsPIC33, 64 KB program memory, 100-pin, Industrial temp., TQFP package.
Package		
Pattern		
Architecture:	33 = 16-bit Digital Signal Controller	
Flash Memory Family:	FJ = Flash program memory, 3.3V	
Product Group:	GP2 = General purpose family GP3 = General purpose family GP5 = General purpose family GP7 = General purpose family	
Pin Count:	06 = 64-pin 08 = 80-pin 10 = 100-pin	
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial)	
Package:	PT = 10x10 or 12x12 mm TQFP (Thin Quad Flatpack) PF = 14x14 mm TQFP (Thin Quad Flatpack)	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise)	
	ES = Engineering Sample	