

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp310t-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 25.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP/VDDCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 22.2** "**On-Chip Voltage Regulator**" for details.

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:

- Device Reset
- Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





ote 1: $R \le 10 \text{ k}\Omega$ is recommended. A suggested starting value is $10 \text{ k}\Omega$. Ensure that the MCLR pin VIH and VIL specifications are met.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_	_	_				UART	Transmit Re	gister				xxxx
U1RXREG	0226	_	_	_	_	_	_	_				UART	Receive Re	gister				0000
U1BRG	0228							Bau	id Rate Ger	nerator Preso	aler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_	_	_				UART	Transmit R	egister				xxxx
U2RXREG	0236	_	_	_	_	_	_	_				UART	Receive Re	egister				0000
U2BRG	0238							Bauc	l Rate Ger	erator Presc	aler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	—	SPISIDL	—	_	-	—	—	—	SPIROV	-	-	—	—	SPITBF	SPIRBF	0000
SPI1CON1	0242	—	—	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	—	—	_	—	—	—	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	smit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN	-	SPISIDL	—	—	_	-	_	_	SPIROV	—	-	-	—	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI2BUF	0268							SPI2 Tran	smit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2009 Microchip Technology Inc.



Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	BOR, POR	—
POR (RCON<0>)	POR	—

TABLE 6-1:RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 9.0 "Oscillator Configuration"** for further details.

TABLE 6-2:OSCILLATOR SELECTION VSTYPE OF RESET (CLOCK
SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration bits
BOR	(FNOSC<2:0>)
MCLR	COSC Control bits
WDTR	(OSCCON<14:12>)
SWR	

6.2 Device Reset Times

The Reset times for various types of device Reset are <u>summarized</u> in Table 6-3. The system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE
bit 7							bit 0
Legend:	h:t	\// = \//ritabla	hit	II – Unimploy	montod hit roo	d e.e. 'O'	
R = Readable		vv = vvritable		$0^{\circ} = 0$	mented bit, read		
	-OK				aleu		IOWII
bit 15	Unimplemen	ted: Read as '	0'				
bit 14	DMA1IE: DM	A Channel 1 D	°)ata Transfer (Complete Inter	rupt Enable bit		
	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not en	abled				
bit 13	AD1IE: ADC1	1 Conversion C	Complete Inter	rupt Enable bit	t		
	1 = Interrupt r	request enable	d abled				
bit 12	U1TXIE: UAR	RT1 Transmitte	r Interrupt Ena	able bit			
	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not en	abled				
bit 11	U1RXIE: UAF	RT1 Receiver I	nterrupt Enab	le bit			
	1 = Interrupt r	request enable	ed ablad				
hit 10		Event Interrur	ableu at Enable bit				
	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not en	abled				
bit 9	SPI1EIE: SPI	1 Error Interru	pt Enable bit				
	1 = Interrupt r	request enable	d				
hit Q	0 = Interrupt r	request not ena	abled				
DILO	1 = Interrupt r	request enable	ne bit d				
	0 = Interrupt r	request not en	abled				
bit 7	T2IE: Timer2	Interrupt Enab	ole bit				
	1 = Interrupt r	request enable	ed ablad				
hit 6		request not ena	ableu	unt Enable bit			
DILO	1 = Interrupt r	request enable	ianner z mien id				
	0 = Interrupt r	request not en	abled				
bit 5	IC2IE: Input C	Capture Chann	el 2 Interrupt l	Enable bit			
	1 = Interrupt r	request enable	d				
b :# 4	0 = Interrupt r	request not ena	abled	Somelata Inton	wet Enchle hit		
DIT 4	1 = Interrupt r	A Channel U L	ata Transfer C		rupt Enable bit		
	0 = Interrupt r	request enable	abled				
bit 3	T1IE: Timer1	Interrupt Enab	le bit				
	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not en	abled				

bit 15 U-0 bit 7 bit 7 Legend: R = Readable bit -n = Value at POF	R/W-1	C1IP<2:0> R/W-0 SPI2IP<2:0> W = Writable to '1' = Bit is set	R/W-0	U-0 U-0 U = Unimple	R/W-1	C1RXIP<2:0> R/W-0 SPI2EIP<2:0>	bit 8 R/W-0 bit 0
bit 15 U-0 bit 7 Legend: R = Readable bit -n = Value at POF	R/W-1	R/W-0 SPI2IP<2:0> W = Writable b '1' = Bit is set	R/W-0	U-0 — U = Unimple	R/W-1	R/W-0 SPI2EIP<2:0>	bit 8 R/W-0 bit 0
U-0 — bit 7 Legend: R = Readable bit -n = Value at POF	R/W-1	R/W-0 SPI2IP<2:0> W = Writable to '1' = Bit is set	R/W-0	U-0 — U = Unimple	R/W-1	R/W-0 SPI2EIP<2:0>	R/W-0 bit 0
U-0 bit 7 Legend: R = Readable bit -n = Value at POF	R/W-1	R/W-0 SPI2IP<2:0> W = Writable b '1' = Bit is set	R/W-0	U-0 — U = Unimple	R/W-1	R/W-0 SPI2EIP<2:0>	R/W-0 bit 0
bit 7 Legend: R = Readable bit -n = Value at POF	۲ nimpleme	SPI2IP<2:0> W = Writable to '1' = Bit is set	Dit	U = Unimple		SPI2EIP<2:0>	bit 0
bit 7 Legend: R = Readable bit -n = Value at POF	۲ nimpleme	W = Writable b '1' = Bit is set	Dit	U = Unimple			bit 0
Legend: R = Readable bit -n = Value at POP	R nimpleme	W = Writable b '1' = Bit is set	bit	U = Unimple			
R = Readable bit -n = Value at POF	۲ nimpleme ۱۱۹<2:۵>:	W = Writable t '1' = Bit is set	bit	U = Unimple			
-n = Value at POF	R nimpleme	'1' = Bit is set			mented bit, re	ad as '0'	
	nimpleme			'0' = Bit is cle	eared	x = Bit is unkno	own
	nimpleme						
bit 15 U	110-2.02.	nted: Read as '0)'				
bit 14-12 C	TIF \2.0 2.	ECAN1 Event In	terrupt Prior	ity bits			
1	11 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)			
•							
•							
0	01 = Interru	upt is priority 1					
0	00 = Interru	upt source is disa	abled				
bit 11 U	nimpleme	nted: Read as 'o)'				
bit 10-8 C	1RXIP<2:0	>: ECAN1 Rece	ive Data Re	ady Interrupt Pi	riority bits		
1	11 = Interru	upt is priority 7 (h	lighest priori	ty interrupt)			
•							
•							
0	01 = Interru	upt is priority 1	blad				
0	00 = Interru	upt source is disa	, ,				
		nted: Read as 10)' 	1.11			
DIT 6-4 5	PIZIP<2:0>	SPIZ Event Int	errupt Priori	y DIts			
1 •		upt is priority 7 (i	lignest priori	ty interrupt)			
•							
•							
0	01 = Interru	upt is priority 1	blod				
bit 3		ntod: Pood as 'o	, ,				
		\mathbf{N} SD12 Error in	torrupt Drior	ity bito			
DIL 2-0 3	11 = Interri	unt is priority 7 (h	iahest priori	ty interrunt)			
•			iigiicat priori	iy monupi)			
•							
•	an late :						
0	01 = Interri 00 = Interri	upt is priority 1 int source is disc	hlad				

-

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T8IP<2:0>				MI2C2IP<2:0>	
bit 15							bit 8
	D 444	DAMO	DAMA			DAVA	DAM 0
U-0	R/W-1	R/W-0	R/W-0	0-0	R/W-1	R/W-0	R/W-0
— bit 7		312021F<2.02		_		1716~2.02	bit 0
							bit 0
Legend:							
R = Readable I	oit	W = Writable b	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as 'o)'				
bit 14-12	T8IP<2:0>:	Timer8 Interrupt	Priority bits				
	111 = Interr	rupt is priority 7 (h	highest priori	ity interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
L # 44		rupt source is disa	abled				
DIT 11	Unimpleme	ented: Read as 10					
DIT 10-8	MI2C2IP<2	:U>: 12C2 Master	Events Inter	rrupt Priority bit	S		
	•	upt is priority 7 (i	lighest phon	ity interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1	ahlad				
hit 7		apt source is use	, ,				
bit 6-4	SI2C2IP<2.	ns: 12C2 Slave E	vents Interri	int Priority hits			
bit 0-4	111 = Interr	upt is priority 7 (h	nighest priori	ity interrupt)			
	•	aptie prierity i (i	g. eet p. ee				
	•						
	•	unt is priority 1					
	001 = Interior	upt is priority i rupt source is disa	abled				
bit 3	Unimpleme	ented: Read as 'o)'				
bit 2-0	T7IP<2:0>:	Timer7 Interrupt	Priority bits				
	111 = Interr	rupt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
	001 = Interr	rupt is prioritv 1					
	000 = Interr	upt source is disa	abled				

REGISTER 8-	7: DMAC	S0: DMA CO	NTROLLER	STATUS RE	EGISTER 0		
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0
bit 7							bit 0
Legend:		C = Clear onl	y bit				
R = Readable I	oit	W = Writable	bit		mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
hit 1E		annal 7 Darinh	aral Mrita Cal	liaion Flog hit			
DIL 15	1 = Write colli	sion detected		lision Flag bit			
	0 = No write com	collision detected	ed				
bit 14	PWCOL6: Ch	annel 6 Periph	eral Write Col	lision Flag bit			
	1 = Write colli	sion detected		-			
	0 = No write c	collision detected	ed				
bit 13	PWCOL5: Ch	annel 5 Periph	eral Write Col	lision Flag bit			
	1 = Write colli	sion detected	bd				
hit 12	PWCOL4: Ch	annel 4 Perinh	eral Write Col	lision Flag hit			
Sit 12	1 = Write colli	sion detected		lision r lag bit			
	0 = No write o	collision detected	ed				
bit 11	PWCOL3: Ch	annel 3 Periph	eral Write Col	lision Flag bit			
	1 = Write colli	sion detected					
	0 = No write c	collision detecte	ed				
bit 10	PWCOL2: Ch	annel 2 Periph	ieral Write Col	lision Flag bit			
	1 = VVrite colli0 = No write c	sion detected	ed				
bit 9	PWCOL1: Ch	annel 1 Periph	eral Write Col	lision Flag bit			
	1 = Write colli	sion detected					
	0 = No write o	collision detected	ed				
bit 8	PWCOL0: Ch	annel 0 Periph	eral Write Col	lision Flag bit			
	1 = Write colli	sion detected	od.				
hit 7		annel 7 DMA I	SAM Write Co	llision Flag hit			
	1 = Write colli	sion detected		ilision riag bit			
	0 = No write c	collision detected	ed				
bit 6	XWCOL6: Ch	annel 6 DMA I	RAM Write Co	llision Flag bit			
	1 = Write colli	sion detected					
	0 = No write c	collision detecte	ed				
bit 5	XWCOL5: Ch	annel 5 DMA I	RAM Write Co	llision Flag bit			
	\perp = vvrite colli 0 = No write c	sion detected	ed				
bit 4	XWCOI 4: Ch	annel 4 DMA I	 RAM Write Co	llision Flag bit			
	1 = Write colli	sion detected					
	0 = No write o	collision detected	ed				

11.0 I/O PORTS

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

Note: The voltage on a digital input pin can be between -0.3V to 5.6V.

FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE



© 2009 Microchip Technology Inc.

14.0 INPUT CAPTURE

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJXXXGPX06/X08/X10 devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

Simple Capture Event modes 1. -Capture timer value on every falling edge of input at ICx pin

FIGURE 14-1:

-Capture timer value on every rising edge of input at ICx pin

INPUT CAPTURE BLOCK DIAGRAM

- Capture timer value on every edge (rising and 2. falling)
- 3. Prescaler Capture Event modes
 - -Capture timer value on every 4th rising edge of input at ICx pin
 - -Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- · Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- · Input capture can also be used to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to 1 (ICI < 1:0 > = 0.0).



REGISTER 15-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)

bit 15							DIL O
=							hit Q
—	_	OCSIDL	—	_	_	_	_
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0

U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7							bit 0

Legend: HC = Hardware Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	1 = Output Compare x halts in CPU Idle mode
	0 = Output Compare x continues to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
bit 3	OCTSEL: Output Compare Timer Select bit
	1 = Timer3 is the clock source for Compare x
	0 = Timer2 is the clock source for Compare x
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	111 = PWM mode on OCx, Fault pin enabled
	110 = PWM mode on OCx, Fault pin disabled
	101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
	100 = Initialize OCX pin low, generate single output pulse on OCX pin
	011 = Compare event toggles OCX pin 010 = Initialize OCX pin high compare event forces OCX pin low
	001 = Initialize OCx pin low, compare event forces OCx pin high
	000 = Output compare channel is disabled

REGISTER 19-13: CiBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7BP<3:0>					F6BP	<3:0>	
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| | F5BP< | <3:0> | | | <3:0> | | |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-12	F7BP<3:0>: RX Buffer Written when Filter 7 Hits bits
bit 11-8	F6BP<3:0>: RX Buffer Written when Filter 6 Hits bits
bit 7-4	F5BP<3:0>: RX Buffer Written when Filter 5 Hits bits
bit 3-0	F4BP<3:0>: RX Buffer Written when Filter 4 Hits bits

REGISTER 19-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F11BP<3:0>				F10BP<3:0>				
bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F9BP<3:0>			F8BP<3:0>				
bit 7							bit 0	

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 11-8 F10BP<3:0>: RX Buffer Written when Filter 10 Hits bits

bit 7-4 **F9BP<3:0>:** RX Buffer Written when Filter 9 Hits bits

bit 3-0 F8BP<3:0>: RX Buffer Written when Filter 8 Hits bits

REGISTER 19-16: CIRXFnSID: ECAN™ ACCEPTANCE FILTER n STANDARD IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7 bit C							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5	SID<10:0>: Standard Identifier bits 1 = Message address bit SIDx must be '1' to match filter 0 = Message address bit SIDx must be '0' to match filter
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	If MIDE = 1 then:
	1 = Match only messages with extended identifier addresses0 = Match only messages with standard identifier addresses
	If MIDE = 0 then:
h # 0	
DIL Z	Unimplemented: Read as 0
bit 1-0	EID<17:16>: Extended Identifier bits
	 1 = Message address bit EIDx must be '1' to match filter 0 = Message address bit EIDx must be '0' to match filter

REGISTER 19-17: CiRXFnEID: ECAN™ ACCEPTANCE FILTER n EXTENDED IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

20.0 DATA CONVERTER INTERFACE (DCI) MODULE

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Data Converter Interface (DCI)" (DS70288) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

20.1 Module Introduction

The dsPIC33FJXXXGPX06/X08/X10 Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/decoders (Codecs), ADC and D/A converters. The following interfaces are supported:

- Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I²S) Interface
- AC-Link Compliant mode

The DCI module provides the following general features:

- Programmable word size up to 16 bits
- Supports up to 16 time slots, for a maximum frame size of 256 bits
- Data buffering for up to 4 samples without CPU overhead

20.2 Module I/O Pins

There are four I/O pins associated with the module. When enabled, the module controls the data direction of each of the four pins.

20.2.1 CSCK PIN

The CSCK pin provides the serial clock for the DCI module. The CSCK pin may be configured as an input or output using the CSCKD control bit in the DCICON1 SFR. When configured as an output, the serial clock is provided by the dsPIC33FJXXXGPX06/X08/X10. When configured as an input, the serial clock must be provided by an external device.

20.2.2 CSDO PIN

The Serial Data Output (CSDO) pin is configured as an output only pin when the module is enabled. The CSDO pin drives the serial bus whenever data is to be transmitted. The CSDO pin is tri-stated, or driven to '0', during CSCK periods when data is not transmitted depending on the state of the CSDOM control bit. This allows other devices to place data on the serial bus during transmission periods not used by the DCI module.

20.2.3 CSDI PIN

The Serial Data Input (CSDI) pin is configured as an input only pin when the module is enabled.

20.2.3.1 COFS Pin

The Codec Frame Synchronization (COFS) pin is used to synchronize data transfers that occur on the CSDO and CSDI pins. The COFS pin may be configured as an input or an output. The data direction for the COFS pin is determined by the COFSD control bit in the DCICON1 register.

The DCI module accesses the shadow registers while the CPU is in the process of accessing the memory mapped buffer registers.

20.2.4 BUFFER DATA ALIGNMENT

Data values are always stored left justified in the buffers since most Codec data is represented as a signed 2's complement fractional number. If the received word length is less than 16 bits, the unused Least Significant bits in the Receive Buffer registers are set to '0' by the module. If the transmitted word length is less than 16 bits, the unused LSbs in the Transmit Buffer register are ignored by the module. The word length setup is described in subsequent sections of this document.

20.2.5 TRANSMIT/RECEIVE SHIFT REGISTER

The DCI module has a 16-bit shift register for shifting serial data in and out of the module. Data is shifted in/out of the shift register, MSb first, since audio PCM data is transmitted in signed 2's complement format.

20.2.6 DCI BUFFER CONTROL

The DCI module contains a buffer control unit for transferring data between the shadow buffer memory and the Serial Shift register. The buffer control unit is a simple 2-bit address counter that points to word locations in the shadow buffer memory. For the receive memory space (high address portion of DCI buffer memory), the address counter is concatenated with a '0' in the MSb location to form a 3-bit address. For the transmit memory space (high portion of DCI buffer memory), the address counter is concatenated with a '1' in the MSb location.

Note: The DCI buffer control unit always accesses the same relative location in the transmit and receive buffers, so only one address counter is provided.

REGISTER 21-6: ADxCHS0: ADCx INPUT CHANNEL 0 SELECT REGISTER							
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB		_			CH0SB<4:0	>	
bit 15							bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA	_	—			CH0SA<4:0	>	
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown	
bit 15	CHONB: CI	hannel 0 Negative	Input Select	for Sample B b	oit		
	Same defin	iition as bit 7.					
bit 14-13	Unimplem	ented: Read as '0	,				
bit 12-8	CH0SB<4:	0>: Channel 0 Pos	sitive Input Se	elect for Sampl	e B bits		
	Same defin	ition as bit<4:0>.		-			
bit 7	CHONA: CI	hannel 0 Negative	Input Select	for Sample A b	oit		
	1 = Channe	el 0 negative input	is AN1	·			
	0 = Channe	el 0 negative input	is Vref-				
bit 6-5	Unimplem	ented: Read as '0	,				
bit 4-0	CH0SA<4:	0>: Channel 0 Pos	sitive Input Se	elect for Sampl	e A bits		
	11111 = C	hannel 0 positive i	nput is AN31				
	11110 = C	hannel 0 positive i	nput is AN30				
	•						
	•						
	00010 = C	hannel 0 positive i	nput is AN2				
	00001 = C	hannel 0 positive i	nput is AN1				
	00000 = C	hannel 0 positive i	nput is AN0				

Note: ADC2 can only select AN0 through AN15 as positive input.

22.4 Watchdog Timer (WDT)

For dsPIC33FJXXXGPX06/X08/X10 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler and then can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note:	The	CLRWDT	and	PWRSAV	instructions
	clear	the prese	caler a	and posts	caler counts
	wher	n executed	d.		

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.



FIGURE 22-2: WDT BLOCK DIAGRAM

25.1 DC Characteristics

Characteristic	VDD Range	Temp Range	Max MIPS		
Characteristic	(in Volts)	(in °C)	dsPIC33FJXXXGPX06/X08/X10		
DC5	3.0-3.6V	-40°C to +85°C	40		

TABLE 25-1: OPERATING MIPS VS. VOLTAGE

TABLE 25-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Мах	Unit
dsPIC33FJXXXGPX06/X08/X10					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	PINT + PI/O		W	
Maximum Allowed Power Dissipation	PDMAX	(TJ - TA)/θJ	A	W

TABLE 25-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Мах	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θja	40	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 80-pin TQFP (12x12x1 mm)	θја	40	-	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θja	40		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.









Revision C (March 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of VDDCORE and VDDCORE/VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-Bit Digital Signal Controllers"	Updated all pin diagrams to denote the pin voltage tolerance (see " Pin Diagrams ").
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-Bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.
Section 4.0 "Memory Organization"	Add Accumulator A and B SFRs (ACCAL, ACCAH, ACCAU, ACCBL, ACCBH and ACCBU) and updated the Reset value for CORCON in the CPU Core Register Map (see Table 4-1).
	Updated Reset values for IPC3, IPC4, IPC11 and IPC13-IPC15 in the Interrupt Controller Register Map (see Table 4-5).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-32).
Section 5.0 "Flash Program Memory"	Updated Section 5.3 "Programming Operations" with programming time formula.
Section 9.0 "Oscillator Configuration"	Added Note 2 to the Oscillator System Diagram (see Figure 9-1).
	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).
	Added a paragraph regarding FRC accuracy at the end of Section 9.1.1 "System Clock sources" .
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).
Section 10.0 "Power-Saving	Added the following registers:
reatures	• PMD1: Peripheral Module Disable Control Register 1 (Register 10-1)
	PMD2: Peripheral Module Disable Control Register 2 (Register 10-2)
	PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)
Section 11.0 "I/O Ports"	Added reference to pin diagrams for I/O pin availability and functionality (see Section 11.2 "Open-Drain Configuration").
Section 16.0 "Serial Peripheral Interface (SPI)"	Added Note 2 to the SPIxCON1 register (see Register 16-2).
Section 18.0 "Universal	Updated the UTXINV bit settings in the UxSTA register (see
Asynchronous Receiver Transmitter (UART)"	Register 18-2).