

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128gp310t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX10 DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_		_	_	_	_	_	—	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A		_	-	_	—	_	_	_	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX08 DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	—			_		—			_	—	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_					—			_	—	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-4: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX06 DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	_	_	_	_	_	_	_	_	_	CN21IE	CN20IE	-	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	_	_	_	_	—	_	_	-		CN21PUE	CN20PUE	_	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-17: DMA REGISTER MAP

		-		-	-	-	-	-				-						All
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW		_	_	_		AMOD	E<1:0>	—	_	MODE	<1:0>	0000
DMA0REQ	0382	FORCE	_	—		—	_	—		—			I	RQSEL<6:0	>			0000
DMA0STA	0384								S	STA<15:0>								0000
DMA0STB	0386								S	STB<15:0>								0000
DMA0PAD	0388				-				P	AD<15:0>								0000
DMA0CNT	038A	—	—	_	—	—	_					CN	<9:0>					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA1REQ	038E	FORCE	—	—	—	—	_	—	—	—			I	RQSEL<6:0	>			0000
DMA1STA	0390								S	STA<15:0>								0000
DMA1STB	0392								S	TB<15:0>								0000
DMA1PAD	0394								P	AD<15:0>								0000
DMA1CNT	0396	_	_	_	—	_						CN	<9:0>					0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW		—	—	—	_	AMOD	E<1:0>	-	—	MODE	<1:0>	0000
DMA2REQ	039A	FORCE	-	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA2STA	039C								S	STA<15:0>								0000
DMA2STB	039E								S	TB<15:0>								0000
DMA2PAD	03A0								P	AD<15:0>								0000
DMA2CNT	03A2	_	_	_	_	—	_					CN	<9:0>					0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	—	—	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA3REQ	03A6	FORCE	_	_	_	—	_	_	_	—			I	RQSEL<6:0	>			0000
DMA3STA	03A8								S	STA<15:0>								0000
DMA3STB	03AA								S	TB<15:0>								0000
DMA3PAD	03AC								P	AD<15:0>								0000
DMA3CNT	03AE	_	_	_	_	—	_					CN	<9:0>					0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE	_	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA4STA	03B4				•			•	S	TA<15:0>	•							0000
DMA4STB	03B6								S	TB<15:0>								0000
DMA4PAD	03B8								P	AD<15:0>								0000
DMA4CNT	03BA	_	_	_	—	—	—					CN	<9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	_	_	—	—	_	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA5REQ	03BE	FORCE	_	—	—	—	—	_	_	_		•	I	RQSEL<6:0	>	•		0000
DMA5STA	03C0								S	TA<15:0>	•							0000
DMA5STB	03C2								S	TB<15:0>								0000
DMA5PAD	03C4								P	AD<15:0>								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70286C-page 50

can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can only be configured to operate in one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers which have a power-of-2 length. As these buffers satisfy the start and end address criteria, they may operate in a bidirectional mode (i.e., address boundary checks will be performed on both the lower and upper address boundaries).

4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note: Y space Modulo Addressing EA calculations assume word sized data (LSb of every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).


4.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select which registers will operate with Modulo Addressing. If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled. Similarly, if YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE



Legend: R = Readable bit -n = Value at POI bit 15 V bit 14 V bit 14 1 0 bit 13 V 1 0	R VR: Write Co = Initiates a cleared b = Program VREN: Write = Enable Fl = Inhibit Fla	a Flash memory y hardware ond or erase operation	y program or ce operation tion is compl	ʻ0' = Bit is clea r erase operatio	nented bit, reac ared n. The operatio	x = Bit is unkr	
U-0 	ERASE R WR: Write Co = Initiates a cleared b = Program WREN: Write = Enable Fl = Inhibit Fla	— SO = Settable W = Writable t '1' = Bit is set ntrol bit a Flash memory y hardware ond or erase operat Enable bit lash program/e	only bit bit y program or ce operation tion is compl	U = Unimplen '0' = Bit is clea r erase operatio is complete	NVMOF nented bit, read ared n. The operatio	9<3:0> ⁽²⁾ I as '0' x = Bit is unkr	R/W-0 ⁽¹⁾ bit
	ERASE R WR: Write Co = Initiates a cleared b = Program WREN: Write = Enable Fl = Inhibit Fla	— SO = Settable W = Writable t '1' = Bit is set ntrol bit a Flash memory y hardware ond or erase operat Enable bit lash program/e	only bit bit y program or ce operation tion is compl	U = Unimplen '0' = Bit is clea r erase operatio is complete	NVMOF nented bit, read ared n. The operatio	9<3:0> ⁽²⁾ I as '0' x = Bit is unkr	bit
	ERASE R WR: Write Co = Initiates a cleared b = Program WREN: Write = Enable Fl = Inhibit Fla	— SO = Settable W = Writable t '1' = Bit is set ntrol bit a Flash memory y hardware ond or erase operat Enable bit lash program/e	only bit bit y program or ce operation tion is compl	U = Unimplen '0' = Bit is clea r erase operatio is complete	NVMOF nented bit, read ared n. The operatio	9<3:0> ⁽²⁾ I as '0' x = Bit is unkr	bit
R = Readable bit -n = Value at POI bit 15 V bit 14 V bit 14 1 0 bit 13 V 1	t R VR: Write Co = Initiates a cleared b = Program VREN: Write = Enable Fl = Inhibit Fla	W = Writable k '1' = Bit is set ontrol bit a Flash memory y hardware ond or erase operat Enable bit lash program/e	y program or ce operation tion is compl	'0' = Bit is clea r erase operatio is complete	nented bit, reac ared n. The operatio	l as '0' x = Bit is unkr	nown
Legend: R = Readable bit -n = Value at POI bit 15 V bit 14 V bit 14 1 0 bit 13 V 1 0	R VR: Write Co = Initiates a cleared b = Program VREN: Write = Enable Fl = Inhibit Fla	W = Writable k '1' = Bit is set ontrol bit a Flash memory y hardware ond or erase operat Enable bit lash program/e	y program or ce operation tion is compl	'0' = Bit is clea r erase operatio is complete	ared n. The operatio	x = Bit is unkr	nown
R = Readable bit -n = Value at POI bit 15 V bit 14 V bit 14 1 0 bit 13 V 1	R VR: Write Co = Initiates a cleared b = Program VREN: Write = Enable Fl = Inhibit Fla	W = Writable k '1' = Bit is set ontrol bit a Flash memory y hardware ond or erase operat Enable bit lash program/e	y program or ce operation tion is compl	'0' = Bit is clea r erase operatio is complete	ared n. The operatio	x = Bit is unkr	
-n = Value at POI bit 15 V bit 14 V bit 14 V bit 13 V 1	R VR: Write Co = Initiates a cleared b = Program VREN: Write = Enable Fl = Inhibit Fla	'1' = Bit is set introl bit a Flash memory y hardware ond or erase operat Enable bit lash program/e	y program or ce operation tion is compl	'0' = Bit is clea r erase operatio is complete	ared n. The operatio	x = Bit is unkr	
1 bit 14 bit 13 0 0	 VR: Write Co Initiates a cleared b Program VREN: Write Enable Fl Inhibit Flat 	ntrol bit a Flash memory y hardware ond or erase operat Enable bit lash program/e	ce operation tion is compl	r erase operatio is complete	n. The operatio		
1 bit 14 V 1 0 bit 13 V 1	 Initiates a cleared b Program VREN: Write Enable Fl Inhibit Fla 	a Flash memory y hardware ond or erase operat Enable bit lash program/e	ce operation tion is compl	is complete		on is self-timed	and the bit i
1 bit 14 bit 13 0 0	 Initiates a cleared b Program VREN: Write Enable Fl Inhibit Fla 	a Flash memory y hardware ond or erase operat Enable bit lash program/e	ce operation tion is compl	is complete		on is self-timed	and the bit i
0 bit 14 V 1 0 bit 13 V 1	cleared b = Program VREN: Write = Enable Fl = Inhibit Fla	y hardware ond or erase opera Enable bit lash program/e	ce operation tion is compl	is complete		on is self-timed	and the bit
bit 14 V 1 0 bit 13 V 1 0	 Program VREN: Write Enable Flate Inhibit Flate 	or erase operation Enable bit lash program/e	tion is compl				
bit 14 V 1 0 bit 13 V 1 0	VREN: Write = Enable Fl = Inhibit Fla	Enable bit lash program/e					
1 0 bit 13 V 1 0	= Enable Fl = Inhibit Fla	lash program/e	rase operatio				
0 bit 13 V 1 0) = Inhibit Fla			ons			
bit 13 V 1							
0		e Sequence Er	ror Flag bit				
	. = An improj	per program or	erase seque	ence attempt or	termination has	s occurred (bit i	s set
		cally on any set					
hit 10 7		-		pleted normally			
	-	ted: Read as 'o					
		e/Program Ena			0		
				d by NVMOP<3 ified by NVMOP			
		ted: Read as '0	-				
	•	NVM Operati		. _s (2)			
	f ERASE = 1:			.0			
		<u>.</u> ory bulk erase c	peration				
	110 = Reser						
		General Segm					
	.100 = Erase .011 = Reser	Secure Segme	ent				
	011 - Reser 011 - No op						
		bry page erase	operation				
	0001 = No op						
0	0000 = Erase	a single Config	guration regi	ster byte			
	f ERASE = 0:						
	.111 = No op						
	.110 = Reser .101 = No op						
	101 – No op						
	.011 = Reser						
		ory word progra	m operation				
	010 = No op		oporation				
		ory row progran am a single Co		egister byte			

2: All other combinations of NVMOP<3:0> are unimplemented.

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write #0x55 to NVMKEY.
 - c) Write #0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

REGISTER	7-5: IFS0:	INTERRUPT	FLAG STAT	US REGISTE	R 0		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INTOIF
bit 7	002li	10211	Division in		00111	10111	bit 0
Legend:							
R = Readabl	e bit	W = Writable	e bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	Unimpleme	nted: Read as	ʻ0'				
bit 14			Data Transfer C	omplete Interr	upt Flag Status	bit	
		request has o					
bit 13	•	request has n		unt Flog Statu	- hit		
DIL IO		request has o	Complete Interr	upi riay Status	5 UIL		
		request has n					
bit 12		•	er Interrupt Flag	g Status bit			
	1 = Interrupt	request has o	ccurred				
	-	request has n					
oit 11			Interrupt Flag S	Status bit			
	•	request has o					
bit 10	-	request has not service that the service of the ser	pt Flag Status b	,it			
		request has o	-	nt			
		request has n					
bit 9	SPI1EIF: SP	PI1 Fault Interru	pt Flag Status	bit			
		request has o					
	-	request has n					
bit 8		3 Interrupt Flag					
	•	request has or request has no					
bit 7	-	2 Interrupt Flag					
		request has o					
	•	request has n					
bit 6	OC2IF: Outp	out Compare C	hannel 2 Interru	upt Flag Status	bit		
		request has o					
	-	request has n		-			
bit 5	•	•	nel 2 Interrupt F	lag Status bit			
	•	request has or request has no					
bit 4	-	-	Data Transfer	Complete Inter	rupt Flag Statu	ıs bit	
		request has o					
	0 = Interrupt	request has n	ot occurred				
bit 3	T1IF: Timer1	I Interrupt Flag	Status bit				
	•	request has o					
	0 = Interrupt	request has n	or occurred				

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER	7-12: IEC2:	INTERRUPT	ENABLE CO	ONTROL RE	GISTER 2		
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T6IE	DMA4IE	—	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE
bit 7							bit
Legend:							
R = Readabl	e hit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unki	าดพท
			•	o Dicio die			
bit 15	T6IE: Timer6	Interrupt Enat	ole bit				
		request enable					
	0 = Interrupt	request not en	abled				
bit 14	DMA4IE: DM	IA Channel 4 E	ata Transfer C	complete Interr	rupt Enable bit		
		request enable					
	-	request not en					
bit 13	-	ted: Read as					
bit 12	•	ut Compare Cl		upt Enable bit			
		request enable request not en					
bit 11	•	ut Compare Cl		upt Enable bit			
	1 = Interrupt	request enable request not en	ed				
bit 10	OC6IE: Outp	ut Compare Cl	nannel 6 Interro	upt Enable bit			
		request enable request not en					
bit 9	OC5IE: Outp	ut Compare Cl	nannel 5 Interro	upt Enable bit			
		request enable request not en					
bit 8	IC6IE: Input (Capture Chanr	el 6 Interrupt E	Enable bit			
		request enable request not en					
bit 7	IC5IE: Input (Capture Chanr	el 5 Interrupt E	Enable bit			
		request enable					
		request not en					
bit 6	•	Capture Chanr	•	nable bit			
		request enable request not en					
bit 5	•	Capture Chanr		Enable bit			
		request enable					
		request not en					
bit 4	DMA3IE: DM	IA Channel 3 E	ata Transfer C	complete Interr	rupt Enable bit		
		request enable					
	-	request not en					
bit 3		1 Event Interru	-				
		request enable request not en					

_ _

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	_		_
oit 15	·					•	bit
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
_	_	-	E<1:0>	_	_	MODE	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	CHEN: Chan						
	1 = Channel e 0 = Channel e						
bit 14		ansfer Size bi	t				
	1 = Byte						
	0 = Word						
bit 13				ation bus select			
				to peripheral ad o DMA RAM ad			
bit 12	HALF: Early	Block Transfer	Complete Inte	errupt Select bit	t		
				ipt when half of ipt when all of th			
bit 11		Data Peripher					
		write to periph			write (DIR bit ı	must also be cle	ar)
bit 10-6	-	ted: Read as '	0'				
bit 5-4	AMODE<1:0	>: DMA Chann	el Operating I	Mode Select bit	S		
	11 = Reserve	-					
		ral Indirect Add	•				
		Indirect witho					
bit 3-2		ted: Read as '					
bit 1-0	-			ode Select bits			
					ansfer from/to e	each DMA RAM	buffer)
	10 = Continue	ous, Ping-Pong	g modes enab	led			
		ot, Ping-Pong					
		ous, Ping-Pong	y modes ulsat	Jieu			

REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit
	1 = Write collision detected

0 = No write collision detected

9.2 Clock Switching Operation

Applications are free to switch between any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects that could result from this flexibility, dsPIC33FJXXXGPX06/X08/X10 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 22.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.2.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

 The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: Refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F Family Reference Manual" for details.

9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- - **Note 1:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - 3: This bit must be cleared when FRMEN = 1.

19.0 ENHANCED CAN (ECAN™) MODULE

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

19.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJXXXGPX06/X08/X10 devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to 8 transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier)
 acceptance filters
- 3 full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source

- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

19.2 Frame Types

The CAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).

• Extended Data Frame:

An extended data frame is similar to a standard data frame, but includes an extended identifier as well.

• Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.

· Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential overload frames to delay the start of the next message.

Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

REGISTER 19-29:	CiTRBnDLC: ECAN™	' BUFFER n DATA LEN	GTH CONTROL (r	n = 0, 1,, 31)
-----------------	------------------	---------------------	----------------	----------------

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	RB0	DLC3	DLC2	DLC1	DLC0

bit 7				bit 0	
[
Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-10	EID<5:0>: Extended Identifier bits
bit 9	RTR: Remote Transmission Request bit
	 1 = Message will request remote transmission 0 = Normal message
bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

REGISTER 19-30: CiTRBnDm: ECAN™ BUFFER n DATA FIELD BYTE m (n = 0, 1, ..., 31; m = 0, 1, ..., 7)⁽¹⁾

| R/W-x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRBnDm7 | TRBnDm6 | TRBnDm5 | TRBnDm4 | TRBnDm3 | TRBnDm2 | TRBnDm1 | TRBnDm0 |
| bit 7 | | | | | | | bit 0 |


Legend:					
R = Readable bit	Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 TRBnDm<7:0>: Data Field Buffer 'n' Byte 'm' bits

Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.

Base Instr #	Assembly Mnemonic	Assembly Syntax MPY Wm*Wn, Acc, Wx, Wxd, Wy, Wyd		Description	# of Words	# of Cycles 1	Status Flags Affected OA,OB,OAB, SA,SB,SAB
48	МРҮ			Multiply Wm by Wn to Accumulator	1		
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62	RETURN	RETURN	c	Return from Subroutine	1	3 (2)	None
63	RLC	RLC	f wrec	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry Mc	1	1	C,N,Z
64	RLNC	RLC RLNC	Ws,Wd f	Wd = Rotate Left through Carry Ws f = Rotate Left (No Carry) f	1	1	C,N,Z N,Z
04	RUNC	RLNC	I f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Weed = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
55	1000	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Web = Rotate Right through Carry Ws	1	1	C,N,Z

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)



			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C \leq TA \leq +85°C for Industrial					
Param No.	Sym bol			Typ ⁽¹⁾	Мах	Units	Conditions	
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	—	40	MHz	EC	
		Oscillator Crystal Frequency	3.5 10 —		10 40 33	MHz MHz kHz	XT HS SOSC	
OS20	Tosc	Tosc = 1/Fosc	12.5		DC	ns	—	
OS25	TCY	Instruction Cycle Time ⁽²⁾	25		DC	ns	—	
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC	
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	_	—	20	ns	EC	
OS40	TckR	CLKO Rise Time ⁽³⁾	—	5.2		ns	—	
OS41	TckF	CLKO Fall Time ⁽³⁾	—	5.2		ns	—	
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C	

TABLE 25-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.




TABLE 25-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions
SP10	TscL	SCKx Output Low Time	Tcy/2	_		ns	See Note 3
SP11	TscH	SCKx Output High Time	Tcy/2	_		ns	See Note 3
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter D032 and Note 4
SP21	TscR	SCKx Output Rise Time	—		_	ns	See parameter D031 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter D032 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—		ns	See parameter D031 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—		ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

АС СНА	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions			
Device Supply										
AD01	AVDD	Module VDD Supply	Greater of VDD - 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	_			
AD02	AVss	Module Vss Supply	Vss - 0.3	_	Vss + 0.3	V	_			
			Referer	nce Inpu	uts	-				
AD05	VREFH	Reference Voltage High	AVss + 2.7	_	AVDD	V	See Note 2			
AD05a			3.0	—	3.6	V	Vrefh = AVdd Vrefl = AVss = 0			
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 2.7	V	See Note 2			
AD06a			0	_	0	V	Vrefh = AVdd Vrefl = AVss = 0			
AD07	Vref	Absolute Reference Voltage	3.0	_	3.6	V	VREF = VREFH - VREFL			
AD08	IREF	Current Drain		250 —	550 1	μΑ μΑ	ADC operating, see Note 2 ADC off, see Note 2			
AD08a	IAD	Operating Current	—	7.0 2.7	9.0 3.2	mA mA	10-bit ADC mode, See Note 3 12-bit ADC mode, See Note 3			
			Analo	og Input	t					
AD12	Vinh	Input Voltage Range VinH	VINL	_	Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input. See Note 1			
AD13	VINL	Input Voltage Range VinL	VREFL		Avss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input. See Note 1			
AD17	Rin	Recommended Imped- ance of Analog Voltage Source	_		200 200	Ω Ω	10-bit 12-bit			

TABLE 25-37: ADC MODULE SPECIFICATIONS

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: These parameters are not characterized or tested in manufacturing.

3: These parameters are characterized; but are not tested in manufacturing.

APPENDIX A: REVISION HISTORY

Revision A (October 2006)

Initial release of this document.

Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in the following table.

Section Name	Update Description
Section 1.0 "Device Overview"	Added External Interrupt pin information (INT0 through INT4) to Table 1-1.
Section 3.0 "Memory Organization"	Updated Change Notification Register Map table title to reflect application with dsPIC33FJXXXMCX10 devices (Table 3-2).
	Added Change Notification Register Map tables (Table 3-3 and Table 3-4) for dsPIC33FJXXXMCX08 and dsPIC33FJXXXMCX06 devices, respectively.
	Updated the bit range for AD1CON3 (ADCS<7:0>) in the ADC1 Register Map and added Note 1 (Table 3-15).
	Updated the bit range for AD2CON3 (ADCS<7:0>) in the ADC2 Register Map (Table 3-16).
	Updated the Reset value for C1FEN1 (FFFF) in the ECAN1 Register Map When C1CTRL1.WIN = 0 or 1 (Table 3-18) and updated the title to reflect applicable devices.
	Updated the title in the ECAN1 Register Map When C1CTRL1.WIN = 0 to reflect applicable devices (Table 3-19).
	Updated the title in the ECAN1 Register Map When C1CTRL1.WIN = 1 to reflect applicable devices (Table 3-20).
	Updated the Reset value for C2FEN1 (FFFF) in the ECAN2 Register Map When C2CTRL1.WIN = 0 or 1 (Table 3-21) and updated the title to reflect applicable devices.
	Updated the title for the ECAN2 Register Map When C2CTRL1.WIN = 0 to reflect applicable devices (Table 3-22).
	Updated the title for the ECAN2 Register Map When C2CTRL1.WIN = 1 to reflect applicable devices (Table 3-23).
	Updated Reset value for TRISA (C6FF) and changed the bit 12 and bit 13 values for ODCA to unimplemented in the PORTA Register Map (Table 3-25).
	Changed the bit 10 and bit 9 values for PMD1 to unimplemented in the PMD Register Map (Table 3-34).
Section 5.0 "Reset"	Added POR and BOR references in Reset Flag Bit Operation (Table 5-1).
Section 7.0 "Direct Memory Access (DMA)"	Updated the table cross-reference in Note 2 in the DMAxREQ register (Register 7-2).

TABLE A-1: MAJOR SECTION UPDATES

SPIxSTAT (SPIx Status and Control)172SR (CPU Status)24, 86T1CON (Timer1 Control)158TSCON (DCI Transmit Slot Control)223
TxCON (T2CON, T4CON, T6CON or T8CON Control) 162
TyCON (T3CON, T5CON, T7CON or T9CON Control) 163
UxMODE (UARTx Mode)186
UxSTA (UARTx Status and Control)188
Reset
Clock Source Selection
Special Function Register Reset States
Times
Reset Sequence
Resets
S

Serial Peripheral Interface (SPI)	171
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALLL Stack Frame	61
Special Features of the CPU	
SPI Module	
SPI1 Register Map	
SPI2 Register Map	
Symbols Used in Opcode Descriptions	
System Control	
Register Map	60

т

Temperature and Voltage Specifications	
AC	
Timer1	. 157
Timer2/3, Timer4/5, Timer6/7 and Timer8/9	. 159
Timing Characteristics	
CLKO and I/O	. 269
Timing Diagrams	
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0, A	SAM
•	. 294
10-bit A/D Conversion (CHPS = 01 SIMSAN	Ò =
0, ASAM = 1, SSRC = 111, SAM	$\tilde{C} =$
00001)	
12-bit A/D Conversion (ASAM = 0, SSRC = 000)	
CAN I/O	. 288
DCI AC-Link Mode	. 287
DCI Multi -Channel, I ² S Modes	. 285
External Clock	
I2Cx Bus Data (Master Mode)	. 281
I2Cx Bus Data (Slave Mode)	. 283
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	
	- 200

	Input Capture (CAPx)	274
	OC/PWM	275
	Output Compare (OCx)	274
	Reset, Watchdog Timer, Oscillator Start-up Timer	
	Power-up Timer	
	SPIx Master Mode (CKE = 0)	276
	SPIx Master Mode (CKE = 1)	277
	SPIx Slave Mode (CKE = 0)	278
	SPIx Slave Mode (CKE = 1)	279
	Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock	272
Гimiı	ng Requirements	
	CLKO and I/O	269
	DCI AC-Link Mode	
	DCI Multi-Channel, I ² S Modes	289
	External Clock	267
	Input Capture	274
Timiı	ng Specifications	
	10-bit A/D Conversion Requirements	296
	12-bit A/D Conversion Requirements	293
	CAN I/O Requirements	288
	I2Cx Bus Data Requirements (Master Mode)	282
	I2Cx Bus Data Requirements (Slave Mode)	
	Output Compare Requirements	
	PLL Clock	
	Reset, Watchdog Timer, Oscillator Start-up Timer, F	
	er-up Timer and Brown-out Reset Requiremen 271	ts
	Simple OC/PWM Mode Requirements	275
	SPIx Master Mode (CKE = 0) Requirements	
	SPIx Master Mode (CKE = 1) Requirements	
	SPIx Slave Mode (CKE = 0) Requirements	
	SPIx Slave Mode (CKE = 1) Requirements	
	Timer1 External Clock Requirements	
	Timer2, Timer4, Timer6 and Timer8 External Clock	Re-
	quirements	
	Timer3, Timer5, Timer7 and Timer9 External Clock	Re-
	quirements	273

U

UART Module	
UART1 Register Map	
UART2 Register Map	
V	

V

Voltage Regulator (On-Chip)		241
W		
Watahdaa Timar (WDT)	27	212

Watchdog Timer (WDT)	237, 242
Programming Considerations	
WWW Address	
WWW, On-Line Support	12