

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	85
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	30K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj256gp710-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



Pin Diagrams (Continued)



4.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes may, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (e.g., [W7+W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which may be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing).
- 2. The BREN bit is set in the XBREV register.
- 3. The addressing mode used is Register Indirect with Pre-Increment or Post-Increment.

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is only executed for Register Indirect with Pre-Increment or Post-Increment Addressing and word sized data writes. It will not function for any other addressing mode or for byte sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo Addressing and Bit-Reversed
	Addressing should not be enabled
	together. In the event that the user attempts
	to do so, Bit-Reversed Addressing will
	assume priority when active for the X
	WAGU and X WAGU Modulo Addressing
	will be disabled. However, Modulo
	Addressing will continue to function in the X
	RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, then a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.

DATA ACCESS FROM PROGRAM 4.6.2 MEMORY USING TABLE **INSTRUCTIONS**

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word sized (16-bit) data to and from program space. Both function as either byte or word operations.

TBLRDL (Table Read Low): In Word mode, it 1. maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

2. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS FIGURE 4-10:

REGISTER 7	-4: INTCC	DN2: INTERR		ROL REGIST	ER 2			
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0	
ALTIVT	DISI	—		—		_	—	
bit 15							bit 8	
r								
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	
bit 7							bit 0	
Leaend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'		
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 14 bit 13-5 bit 4 bit 3 bit 2	1 = Use alter 0 = Use stand DISI: DISI In 1 = DISI ins 0 = DISI ins Unimplement INT4EP: Extend 1 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt	nate vector tab dard (default) v nstruction Statu truction is activ truction is not a nted: Read as ernal Interrupt 4 on negative ed on positive edg on negative ed on negative ed on negative edg ernal Interrupt 2	le rector table s bit e active 0' 4 Edge Detect ge 3 Edge Detect ge ge 2 Edge Detect	Polarity Select Polarity Select Polarity Select	t bit t bit t bit			
bit 1	 1 = Interrupt on negative edge 0 = Interrupt on positive edge INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 							
bit 0	INTOEP: Extended to a second provide the second provide the second provided the seco	ernal Interrupt (on negative ed on positive edg) Edge Detect ge je	Polarity Select	t bit			

bit 15 U-0 bit 7 bit 7 Legend: R = Readable bit -n = Value at POF	R/W-1	C1IP<2:0> R/W-0 SPI2IP<2:0> W = Writable to '1' = Bit is set	R/W-0	U-0 U-0 U = Unimple	R/W-1	C1RXIP<2:0> R/W-0 SPI2EIP<2:0>	bit 8 R/W-0 bit 0				
bit 15 U-0 bit 7 Legend: R = Readable bit -n = Value at POF	R/W-1	R/W-0 SPI2IP<2:0> W = Writable b '1' = Bit is set	R/W-0	U-0 — U = Unimple	R/W-1	R/W-0 SPI2EIP<2:0>	bit 8 R/W-0 bit 0				
U-0 — bit 7 Legend: R = Readable bit -n = Value at POF	R/W-1	R/W-0 SPI2IP<2:0> W = Writable to '1' = Bit is set	R/W-0	U-0 — U = Unimple	R/W-1	R/W-0 SPI2EIP<2:0>	R/W-0 bit 0				
U-0 bit 7 Legend: R = Readable bit -n = Value at POF	R/W-1	R/W-0 SPI2IP<2:0> W = Writable b '1' = Bit is set	R/W-0	U-0 — U = Unimple	R/W-1	R/W-0 SPI2EIP<2:0>	R/W-0 bit 0				
bit 7 Legend: R = Readable bit -n = Value at POF	۲ nimpleme	SPI2IP<2:0> W = Writable to '1' = Bit is set	Dit	U = Unimple		SPI2EIP<2:0>	bit 0				
bit 7 Legend: R = Readable bit -n = Value at POF	۲ nimpleme	W = Writable b '1' = Bit is set	Dit	U = Unimple			bit 0				
Legend: R = Readable bit -n = Value at POP	R nimpleme	W = Writable b '1' = Bit is set	bit	U = Unimple							
R = Readable bit -n = Value at POF	۲ nimpleme ۱۱۹<2:۵>:	W = Writable t '1' = Bit is set	bit	U = Unimple							
-n = Value at POF	R nimpleme	'1' = Bit is set			mented bit, re	ad as '0'					
	nimpleme			'0' = Bit is cle	eared	x = Bit is unkno	own				
	nimpleme										
bit 15 U	110-2.02.	nted: Read as '0)'								
bit 14-12 C	TIF \2.0 2.	ECAN1 Event In	terrupt Prior	ity bits							
1	11 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)							
•											
•											
0	01 = Interru	upt is priority 1									
0	00 = Interru	upt source is disa	abled								
bit 11 U	nimpleme	nted: Read as 'o)'								
bit 10-8 C	1RXIP<2:0	>: ECAN1 Rece	ive Data Re	ady Interrupt Pi	riority bits						
1	11 = Interru	upt is priority 7 (h	lighest priori	ty interrupt)							
•											
•											
0	01 = Interru	upt is priority 1	blad								
0	00 = Interru	upt source is disa	, ,								
		nted: Read as 10)' 	1.11							
DIT 6-4 5	SPI2IP<2:0>: SPI2 Event Interrupt Priority bits										
1 •		upt is priority 7 (i	lignest priori	ty interrupt)							
•											
•											
0	01 = Interru	upt is priority 1	blod								
bit 3		ntod: Pood as 'o	, ,								
		\mathbf{N} SD12 Error in	torrupt Drior	ity bito							
DIL 2-0 3	11 = Interri	unt is priority 7 (h	iahest priori	ty interrunt)							
•			iigiicat priori	iy monupi)							
•											
•	an late :										
0	01 = Interri 00 = Interri	upt is priority 1 int source is disc	hlad								

-

REGISTER 9-	1: OSCC	ON: OSCILL	ATOR CON	TROL REGIS	STER ⁽¹⁾		
U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
		COSC<2:0>				NOSC<2:0> ⁽²⁾	
bit 15							bit 8
D/M/ O	11.0	P 0	11.0		11.0	D/M/ O	
	0-0		0-0		0-0		
bit 7	_	LUCK		UF		LFUSCEN	bit 0
Legend:		y = Value set	from Configur	ation bits on P	OR		
R = Readable b	pit	W = Writable	oit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	Unimplemen	ted: Read as ')'				
bit 14-12	COSC<2:0>:	Current Oscilla	tor Selection	bits (read-only)		
	001 = Fast R 010 = Primar 011 = Primar 100 = Second 101 = Low-Pc 110 = Fast R 111 = Fast R	C oscillator (FR y oscillator (XT, y oscillator (XT, dary oscillator (ower RC oscillator C oscillator (FR C oscillator (FR	C) with PLL HS, EC) HS, EC) with SOSC) tor (LPRC) C) with Divid	n PLL e-by-16 e-by-n			
bit 11	Unimplemen	ted: Read as 'd)'				
bit 10-8	NOSC<2:0>: 000 = Fast R 001 = Fast R 010 = Primar 011 = Primar 100 = Second 101 = Low-Pd 110 = Fast R 111 = Fast R	New Oscillator C oscillator (FR C oscillator (FR y oscillator (XT, y oscillator (XT, dary oscillator (ower RC oscillator C oscillator (FR C oscillator (FR	Selection bits C) with PLL HS, EC) HS, EC) with SOSC) tor (LPRC) C) with Divid C) with Divid	ı PLL e-by-16 e-by-n			
bit 7	CLKLOCK: C	Clock Lock Enal	ole bit				
	1 = If (FCKSI If (FCKSI 0 = Clock and	M0 = 1), then c M0 = 0), then c d PLL selection	lock and PLL lock and PLL is are not lock	configurations configurations (ed, configurati	are locked may be mod ions may be r	ified nodified	
bit 6	Unimplemen	ted: Read as 'o)'				
bit 5	LOCK: PLL L	ock Status bit (read-only)				
	1 = Indicates 0 = Indicates	that PLL is in I that PLL is out	ock, or PLL s of lock, start	tart-up timer is -up timer is in p	satisfied progress or P	LL is disabled	
bit 4	Unimplemen	ted: Read as 'o)'				
bit 3	CF: Clock Fai	il Detect bit (rea	ad/clear by ap	plication)			
	1 = FSCM has 0 = FSCM has 1 =	as detected cloo as not detected	ck failure clock failure				
bit 2	Unimplemen	ted: Read as 'o)'				
Note 1: Wri "ds	tes to this reg PIC33F Family	ister require ar / Reference Ma	n unlock sequ Inual" (availal	ience. Refer to ble from the Mi	o Section 7. crochip webs	" Oscillator" (DS7 ite) for details.	70186) in the

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

REGISTER							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD
bit 15							bit 8
R/M/ 0			D/M/ 0				
bit 7	OCTIMD	OCONID	OCOMD	004IVID	OCSIVID	OCZIVID	bit 0
Sit 1							bit o
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	IC8MD: Input	t Capture 8 Mod	ule Disable bit	t			
	1 = Input Cap	oture 8 module i	s disabled				
hit 14	IC7MD: Input	t Canture 7 Mod	s enabled Iule Disable bit	ŀ			
	1 = Input Cap	oture 7 module i	s disabled	·			
	0 = Input Cap	oture 7 module i	s enabled				
bit 13	IC6MD: Input	t Capture 6 Mod	ule Disable bit	t			
	1 = Input Cap	oture 6 module i	s disabled				
hit 12	0 = Input Cap	t Capture 5 Mod	s enableu Iulo Disablo bit	ł			
	1 = Input Car	oture 5 module i	s disabled	L			
	0 = Input Cap	oture 5 module i	s enabled				
bit 11	IC4MD: Input	t Capture 4 Mod	ule Disable bit	t			
	1 = Input Cap	oture 4 module i	s disabled				
bit 10	IC3MD: Input	t Capture 3 Mod	ule Disable bit	ł			
	1 = Input Cap	oture 3 module i	s disabled	•			
	0 = Input Cap	oture 3 module i	s enabled				
bit 9	IC2MD: Input	t Capture 2 Mod	ule Disable bit	t			
	1 = Input Cap	oture 2 module i oture 2 module i	s disabled				
bit 8	IC1MD: Input	t Capture 1 Mod	ule Disable bit	ł			
Site	1 = Input Cap	oture 1 module i	s disabled	•			
	0 = Input Cap	oture 1 module i	s enabled				
bit 7	OC8MD: Out	put Compare 8	Module Disabl	e bit			
	1 = Output Control C	ompare 8 modu ompare 8 modu	le is disabled				
bit 6	OC7MD: Out	put Compare 4	Module Disabl	e bit			
Sit 0	1 = Output C	ompare 7 modu	le is disabled				
	0 = Output C	ompare 7 modu	le is enabled				
bit 5	OC6MD: Out	put Compare 6	Module Disabl	e bit			
	1 = Output Co	ompare 6 modu ompare 6 modu	le is disabled				
bit 4	OC5MD: Out	put Compare 5	Module Disahl	e bit			
~	1 = Output Co	ompare 5 modu	le is disabled				
	0 = Output C	ompare 5 modu	le is enabled				

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

REGISTER 19-1: CiCTRL1: ECAN™ CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0			
	_	CSIDL	ABAT			REQOP<2:0>				
bit 15			•				bit 8			
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0			
	OPMODE<2:0>	,		CANCAP	_	<u> </u>	WIN			
bit 7							bit 0			
	T									
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	r = Bit is Rese	erved			
bit 15-14	Unimplement	ted: Read as '	0′ 							
bit 13	CSIDL: Stop	in Idle Mode b	lt ration when a	laviaa antara Idi	o modo					
	1 = Discontinue 0 = Continue	module operat	ion in Idle mo	device enters iai	e mode					
bit 12	ABAT: Abort	All Pending Tra	ansmissions b	pit						
	Signal all tran	ismit buffers to	abort transm	ission. Module v	vill clear this b	oit when all trans	missions			
	are aborted									
bit 11	Reserved: Do	o not use								
bit 10-8	REQOP<2:0>	Request Op	eration Mode	bits						
	000 = Set No	rmal Operatior	mode							
	001 = Set Dis	onback mode								
	011 = Set Lis	ten Only Mode								
	100 = Set Co	nfiguration mo	de							
	101 = Reserv	ed - do not use	9							
	111 = Set Lis	ten All Messac	es mode							
bit 7-5	OPMODE<2:	0>: Operation	Mode bits							
	000 = Module	e is in Normal (Operation mo	de						
	001 = Module	e is in Disable r	node							
	010 = Module	e is in Loopbac e is in Listen O	k mode alv mode							
	011 = Module is in Listen Only mode 100 = Module is in Configuration mode									
	101 = Reserv	ved								
	110 = Reserv	ed	Mossagos n	nodo						
bit 4		tod: Read as '	niessayes n ∩'	lode						
bit 3			o Deceive Timer	Canture Event	Enable bit					
bit 5	1 = Enable in	put capture ba	sed on CAN r	message receive						
	0 = Disable C	AN capture			-					
bit 2-1	Unimplemen	ted: Read as '	0'							
bit 0	WIN: SFR M	ap Window Se	lect bit							
	1 = Use filter	window								
	0 = Use buffe	r window								

REGISTER 1	9-20: CiRXN	InSID: ECAN	™ ACCEPT	ANCE FILTE	R MASK n S	FANDARD ID	ENTIFIER
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15	·	•				·	bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	MIDE	—	EID17	EID16
bit 7	·	•					bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at POR '1' = Bi				'0' = Bit is cleared x = Bit is unknown			
bit 15-5	SID<10:0>: 8	Standard Identi	fier bits				
	1 = Include bi	t SIDx in filter of	comparison				
	0 = Bit SIDx is	s don't care in t	filter comparis	on			
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	MIDE: Identif	fier Receive Mo	ode bit				
	1 = Match on	ly message typ	oes (standard	or extended a	ddress) that cor	respond to EXI	DE bit in filter
	0 = Match eit (i.e., if (F	her standard o Filter SID) = (M	r extended ad essage SID) c	dress messag or if (Filter SID/	e if filters match /EID) = (Messag	ı je SID/EID))	
bit 2	Unimplemen	ted: Read as '	0'	-			
bit 1-0	EID<17:16>:	Extended Iden	tifier bits				
	1 = Include b	it EIDx in filter	comparison				

0 = Bit EIDx is don't care in filter comparison

REGISTER 19-21: CIRXMnEID: ECAN™ ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison



REGISTER 2	1-5: ADxCl	IS123: ADCx	INPUT CH	ANNEL 1, 2,	3 SELECT R	EGISTER		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
			—	_	CH123	NB<1:0>	CH123SB	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	_	_	_	_	CH123	NA<1:0>	CH123SA	
bit 7						-	bit 0	
Legend:								
R = Readable	bit	W = Writable b	bit	U = Unimple	emented bit, rea	id as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unl	known	
bit 15-11 bit 10-9 bit 8	Unimplement CH123NB<1: When AD12E 11 = CH1 neg 0x = CH1 neg 0x = CH1, CH CH123SB: CH When AD12E 1 = CH1 posit 0 = CH1 posit	ted: Read as '0 0>: Channel 1, a = 1, CHxNB is pative input is A pative input is A 12, CH3 negative nannel 1, 2, 3 P a = 1, CHxSB is ive input is AN3 ive input is AN3	2, 3 Negative s: U-0, Unim N9, CH2 neg N6, CH2 neg ve input is VR ositive Input : s: U-0, Unim 3, CH2 positiv 0, CH2 positiv	e Input Select f plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re re input is AN4 re input is AN1	for Sample B bit ead as '0' N10, CH3 nega N7, CH3 negat pple B bit ead as '0' , CH3 positive i , CH3 positive i	ts ative input is A tive input is AN input is AN5 input is AN2	N11 I8	
bit 7-3	Unimplemen	ted: Read as '0	3					
bit 2-1 bit 0	 CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits When AD12B = 1, CHxNA is: U-0, Unimplemented, Read as '0' 11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 0x = CH1, CH2, CH3 negative input is VREF- CH123SA: Channel 1, 2, 3 Positive Input Select for Sample A bit When AD12B = 1, CHxSA is: U-0, Unimplemented, Read as '0' 1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 							

24.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

24.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

24.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

24.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.



			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Sym bol	Characteristic	Min Typ ⁽¹⁾ Max Units Condi					
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	-	40	MHz	EC	
		Oscillator Crystal Frequency	3.5 10 —		10 40 33	MHz MHz kHz	XT HS SOSC	
OS20	Tosc	Tosc = 1/Fosc	12.5		DC	ns	—	
OS25	TCY	Instruction Cycle Time ⁽²⁾	25		DC	ns	—	
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	_	0.625 x Tosc	ns	EC	
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—		20	ns	EC	
OS40	TckR	CLKO Rise Time ⁽³⁾	—	5.2	_	ns	—	
OS41	TckF	CLKO Fall Time ⁽³⁾	—	5.2	—	ns	—	
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C	

TABLE 25-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.





AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Character	Min	Typ ⁽¹⁾	Max	Units	Conditions	
DO31	TioR	Port Output Rise Time			10	25	ns	
DO32	TIOF	Port Output Fall Time		_	10	25	ns	—
DI35	TINP	INTx Pin High or Low Time (output)		20	_	_	ns	
DI40	TRBP	CNx High or Low Time (input)		2	_	_	TCY	

TABLE 25-20: I/O TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 25-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Charac	teristic	Min ⁽¹⁾	Мах	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	—	
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs	—	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	—	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	—	
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs	—	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	—	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	—	100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	—	300	ns		
IM25	TSU:DAT	DAT Data Input Setup Time	100 kHz mode	250		ns	—	
			400 kHz mode	100		ns		
			1 MHz mode ⁽²⁾	40		ns		
IM26	THD:DAT	AT Data Input Hold Time	100 kHz mode	0	_	μs	—	
			400 kHz mode	0	0.9	μs		
			1 MHz mode ⁽²⁾	0.2		μs		
IM30	TSU:STA	SU:STA Start Condition Setup Time	100 kHz mode	Tcy/2 (BRG + 1)		μs	Only relevant for	
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs	Repeated Start condition	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs		
IM31	THD:STA	THD:STA Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	After this period the	
		Hold	Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	first clock pulse is
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	—	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs		
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)		ns	—	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns		
		-	1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		ns		
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	ns	_	
		From Clock	400 kHz mode		1000	ns	—	
			1 MHz mode ⁽²⁾	_	400	ns	—	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be	
			400 kHz mode	1.3	_	μs	free before a new	
	1 N	1 MHz mode ⁽²⁾	0.5		μs	transmission can start		
IM50	Св	Bus Capacitive L	oading	—	400	pF	—	

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" in the "*dsPIC33F Family Reference Manual*".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

Section Name	Update Description
Section 24.0 "Electrical Characteristics"	Updated typical value for parameter AD08 (Table 24-37).
	Updated minimum and maximum (both internal and external VREF+/VREF-) values for parameter AD21a (Table 24-38).
	Updated minimum, typical, and maximum (external VREF+/VREF-) values for parameter AD24a (Table 24-38).
	Updated maximum value for parameter AD32a (Table 24-38).
	Updated minimum and maximum (both internal and external VREF+/VREF-) values for parameter AD21a (Table 24-38).
	Updated minimum and maximum (external VREF+/VREF-) values for parameter AD21b (Table 24-39).
	Updated typical and maximum values for parameter AD32b (Table 24-39).
	Updated minimum, typical, and maximum values for parameter AD60a (Table 24-40 and Table 24-41).
	Updated minimum and maximum values for parameter AD61a (Table 24-40 and Table 24-41).
	Updated minimum and maximum values for parameter AD63a (Table 24-40 and Table 24-41).
	Added Note 3 to ADC Conversion (12-bit Mode) Timing Requirements (Table 24-40 and Table 24-41).

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Revision C (March 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSC0 to OSC2
- Changed all instances of VDDCORE and VDDCORE/VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description			
"High-Performance, 16-Bit Digital Signal Controllers"	Updated all pin diagrams to denote the pin voltage tolerance (see " Pin Diagrams ").			
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.			
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).			
Section 2.0 "Guidelines for Getting Started with 16-Bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.			
Section 4.0 "Memory Organization"	Add Accumulator A and B SFRs (ACCAL, ACCAH, ACCAU, ACCBL, ACCBH and ACCBU) and updated the Reset value for CORCON in the CPU Core Register Map (see Table 4-1).			
	Updated Reset values for IPC3, IPC4, IPC11 and IPC13-IPC15 in the Interrupt Controller Register Map (see Table 4-5).			
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-32).			
Section 5.0 "Flash Program Memory"	Updated Section 5.3 "Programming Operations" with programming time formula.			
Section 9.0 "Oscillator Configuration"	Added Note 2 to the Oscillator System Diagram (see Figure 9-1).			
	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).			
	Added a paragraph regarding FRC accuracy at the end of Section 9.1.1 "System Clock sources" .			
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).			
Section 10.0 "Power-Saving	Added the following registers:			
reatures	• PMD1: Peripheral Module Disable Control Register 1 (Register 10-1)			
	PMD2: Peripheral Module Disable Control Register 2 (Register 10-2)			
	PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)			
Section 11.0 "I/O Ports"	Added reference to pin diagrams for I/O pin availability and functionality (see Section 11.2 "Open-Drain Configuration").			
Section 16.0 "Serial Peripheral Interface (SPI)"	Added Note 2 to the SPIxCON1 register (see Register 16-2).			
Section 18.0 "Universal	Updated the UTXINV bit settings in the UxSTA register (see			
Asynchronous Receiver Transmitter (UART)"	Register 18-2).			

SPIxSTAT (SPIx Status and Control)172SR (CPU Status)24, 86T1CON (Timer1 Control)158TSCON (DCI Transmit Slot Control)223
TxCON (T2CON, T4CON, T6CON or T8CON Control) 162
TyCON (T3CON, T5CON, T7CON or T9CON Control) 163
UxMODE (UARTx Mode)186
UxSTA (UARTx Status and Control)188
Reset
Clock Source Selection
Special Function Register Reset States
Times
Reset Sequence
Resets
S

Serial Peripheral Interface (SPI)	171
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALLL Stack Frame	61
Special Features of the CPU	
SPI Module	
SPI1 Register Map	
SPI2 Register Map	
Symbols Used in Opcode Descriptions	
System Control	
Register Map	60

т

Tomporature and Voltage Specifications	
AC.	266
Timer1	157
Timer2/3. Timer4/5. Timer6/7 and Timer8/9	159
Timing Characteristics	
CLKO and I/O	269
Timing Diagrams	
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0, A	ASAM
= 0, SSRC = 000)	294
10-bit A/D Conversion (CHPS = 01 , SIMSA	M =
0, ASAM = 1, SSRC = 111, SAM	IC =
00001)	295
12-bit A/D Conversion (ASAM = 0, SSRC = 000)	292
CAN I/O	288
DCI AC-Link Mode	287
DCI Multi -Channel, I ² S Modes	285
External Clock	267
I2Cx Bus Data (Master Mode)	281
I2Cx Bus Data (Slave Mode)	283
I2Cx Bus Start/Stop Bits (Master Mode)	281
I2Cx Bus Start/Stop Bits (Slave Mode)	283

Input Capture (CAPx)	. 274
OC/PWM	. 275
Output Compare (OCx)	. 274
Reset, Watchdog Timer, Oscillator Start-up Timer	and
Power-up Timer	. 270
SPIx Master Mode (CKE = 0)	. 276
SPIx Master Mode (CKE = 1)	. 277
SPIx Slave Mode (CKE = 0)	. 278
SPIx Slave Mode (CKE = 1)	279
Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock	. 272
Timing Requirements	
CLKO and I/O	. 269
DCI AC-Link Mode	289
DCI Multi-Channel, I ² S Modes	289
External Clock	267
Input Capture	. 274
Timing Specifications	
10-bit A/D Conversion Requirements	. 296
12-bit A/D Conversion Requirements	. 293
CAN I/O Requirements	. 288
I2Cx Bus Data Requirements (Master Mode)	. 282
I2Cx Bus Data Requirements (Slave Mode)	. 284
Output Compare Requirements	. 274
PLL Clock	. 268
Reset, Watchdog Timer, Oscillator Start-up Timer, I	Pow-
er-up Timer and Brown-out Reset Requiremen	its
271	
Simple OC/PWM Mode Requirements	. 275
SPIx Master Mode (CKE = 0) Requirements	. 276
SPIx Master Mode (CKE = 1) Requirements	. 277
SPIx Slave Mode (CKE = 0) Requirements	. 278
SPIx Slave Mode (CKE = 1) Requirements	. 280
Timer1 External Clock Requirements	. 272
Timer2, Timer4, Timer6 and Timer8 External Clock	Re-
quirements	. 273
Timer3, Timer5, Timer7 and Timer9 External Clock	Re-
quirements	. 273

U

UART Module	
UART1 Register Map	
UART2 Register Map	
V	

V

Voltage Regulator (On-Chip)	241
w	
Matchdog Timor (MDT)	227 242

Watchdog Timer (WDT)	237, 242
Programming Considerations	
WWW Address	317
WWW, On-Line Support	12



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

02/04/09