

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Active
dsPIC
16-Bit
40 MIPs
CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
AC'97, Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
85
256KB (256K x 8)
FLASH
-
30K x 8
3V ~ 3.6V
A/D 32x10b/12b
Internal
-40°C ~ 85°C (TA)
Surface Mount
100-TQFP
100-TQFP (12x12)
https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj256gp710t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Pin Diagrams (Continued)



#### Pin Diagrams (Continued)



#### 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

#### 4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJXXXGPX06/X08/X10 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJXXXGPX06/X08/X10 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table**".



#### FIGURE 4-2: PROGRAM MEMORY ORGANIZATION



#### DATA MEMORY MAP FOR dsPIC33FJXXXGPX06/X08/X10 DEVICES WITH 16 KB

#### 4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. There are separate read and write data buses for X data space. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

#### 4.2.6 DMA RAM

Every dsPIC33FJXXXGPX06/X08/X10 device contains 2 Kbytes of dual ported DMA RAM located at the end of Y data space. Memory locations is part of Y data RAM and is in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E				-	-			See defini	ion when V	VIN = x							
C1BUFPNT1	0420		F3BF	><3:0>			F2B	P<3:0>		F1BP<3:0> F0B					F0BP	<3:0>		0000
C1BUFPNT2	0422		F7BF	P<3:0>			F6BI	P<3:0>			F5BP	<3:0>		F4BP<3:0>				0000
C1BUFPNT3	0424		F11B	P<3:0>			F10B	P<3:0>			F9BP	<3:0>			F8BP	<3:0>		0000
C1BUFPNT4	0426		F15B	P<3:0>			F14B	P<3:0>			F13BF	P<3:0>		F12BP<3:0>			0000	
C1RXM0SID	0430				SID	<10:3>				SID<2:0> —		MIDE	—	EID<	17:16>	xxxx		
C1RXM0EID	0432				EID	<15:8>							EID<	7:0>	•	•		xxxx
C1RXM1SID	0434				SID	<10:3>					SID<2:0>			MIDE	—	EID<	17:16>	xxxx
C1RXM1EID	0436				EID	<15:8>							EID<	7:0>				xxxx
C1RXM2SID	0438				SID	<10:3>					SID<2:0>			MIDE	—	EID<	17:16>	xxxx
C1RXM2EID	043A				EID	<15:8>							EID<	7:0>				xxxx
C1RXF0SID	0440				SID	<10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	xxxx
C1RXF0EID	0442		EID<15:8> EID<7:0>					xxxx										
C1RXF1SID	0444				SID	<10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	xxxx
C1RXF1EID	0446		EID<15:8>					EID<7:0>					xxxx					
C1RXF2SID	0448				SID	<10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	xxxx
C1RXF2EID	044A				EID	<15:8>				EID<7:0>					xxxx			
C1RXF3SID	044C				SID	<10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	xxxx
C1RXF3EID	044E				EID	<15:8>				EID<7:0>					xxxx			
C1RXF4SID	0450				SID	<10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	xxxx
C1RXF4EID	0452				EID	<15:8>					EID			J<7:0>				xxxx
C1RXF5SID	0454				SID	<10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	xxxx
C1RXF5EID	0456				EID	<15:8>							EID<	7:0>				xxxx
C1RXF6SID	0458				SID	<10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	xxxx
C1RXF6EID	045A				EID	<15:8>							EID<	7:0>				xxxx
C1RXF7SID	045C				SID	<10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	xxxx
C1RXF7EID	045E				EID	<15:8>							EID<	7:0>				xxxx
C1RXF8SID	0460				SID	<10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	xxxx
C1RXF8EID	0462				EID	<15:8>							EID<	7:0>				xxxx
C1RXF9SID	0464				SID	<10:3>					SID<2:0>		_	EXIDE	—	EID<	17:16>	xxxx
C1RXF9EID	0466				EID	<15:8>							EID<	7:0>				xxxx
C1RXF10SID	0468				SID	<10:3>					SID<2:0>		_	EXIDE	—	EID<	17:16>	xxxx
C1RXF10EID	046A				EID	<15:8>							EID<	7:0>				xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 6	6-1: RCON	: RESET CO		GISTER <sup>(1)</sup>			
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0
TRAPR	IOPUWR					_	VREGS
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15 bit 14	TRAPR: Trap 1 = A Trap Co 0 = A Trap Co IOPUWR: Ille 1 = An illega	Reset Flag bit onflict Reset ha onflict Reset ha gal Opcode or l opcode detec	s occurred s not occurre Uninitialized <sup>v</sup> ction, an illec	d W Access Res gal address m	et Flag bit ode or uninitial	ized W registe	er used as an
	Address	Pointer caused	a Reset	eset has not o	courred		
bit 13-9	Unimplemen	ted: Read as '	)'		oounou		
bit 8	VREGS: Volta	age Regulator S	Standby Durir	na Sleep bit			
	1 = Voltage r 0 = Voltage r	egulator is active egulator is active egulator goes in	ve during Slee	ep node during Sl	еер		
bit 7	EXTR: Extern	nal Reset (MCL	R) Pin bit				
	1 = A Master 0 = A Master	Clear (pin) Res Clear (pin) Res	et has occurr et has not oc	red curred			
bit 6	<b>SWR:</b> Softwa 1 = A RESET 0 = A RESET	re Reset (Instru instruction has instruction has	uction) Flag b been execute not been exe	it ed ecuted			
bit 5	<b>SWDTEN:</b> So 1 = WDT is en 0 = WDT is di	oftware Enable/ nabled isabled	Disable of Wl	DT bit <sup>(2)</sup>			
bit 4	<b>WDTO:</b> Watcl 1 = WDT time 0 = WDT time	hdog Timer Tim e-out has occur e-out has not oc	ne-out Flag bi red ccurred	t			
bit 3	SLEEP: Wake 1 = Device ha 0 = Device ha	e-up from Sleer as been in Slee as not been in S	o Flag bit p mode Bleep mode				
bit 2	<b>IDLE:</b> Wake-u 1 = Device wa 0 = Device wa	up from Idle Fla as in Idle mode as not in Idle m	g bit ode				
bit 1	<b>BOR:</b> Brown- 1 = A Brown- 0 = A Brown-0	out Reset Flag out Reset has c out Reset has r	bit occurred not occurred				
bit 0	<b>POR:</b> Power- 1 = A Power- 0 = A Power-	on Reset Flag I on Reset has o on Reset has n	oit ccurred ot occurred				
Note 1: A	ll of the Reset sta ause a device R	atus bits may be eset.	e set or cleare	ed in software.	Setting one of th	nese bits in sof	tware does not

### 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

#### REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 CNIE: Input Change Notification Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IE: I2C1 Master Events Interrupt Enable bit
  - 1 = Interrupt request enabled
    - 0 = Interrupt request not enabled
- bit 0 SI2C1IE: I2C1 Slave Events Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled

#### REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	—
bit 7							bit 0

Legend:							
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read	l as '0'			
-n = Value at P	OR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15-8	Unimplemented: Read as '0'						
bit 7	C2TXIE: ECAN2 Transmit Data Request Interrupt Enable bit						
	1 = Interrupt r	request enabled					
	0 = Interrupt r	request not enabled					
bit 6	C1TXIE: ECA	N1 Transmit Data Request I	nterrupt Enable bit				
	1 = Interrupt r	request enabled					
0 = Interrupt request not enabled							
bit 5 DMA7IE: DMA Channel 7 Data Transfer Complete Enable Status bit							
	1 = Interrupt r	request enabled					
hit 4		A Channel & Data Transfer (	Complete Enchle Statue hit				
DIL 4	1 = Interrupt r	a channer o Dala Transier (					
	0 = Interrupt r	request not enabled					
bit 3	Unimplemen	ted: Read as '0'					
bit 2	U2EIE: UART	2 Error Interrupt Enable bit					
	1 = Interrupt r	request enabled					
	0 = Interrupt r	request not enabled					
bit 1	U1EIE: UART	1 Error Interrupt Enable bit					
	1 = Interrupt r	request enabled					
	0 = Interrupt r	request not enabled					
bit 0	Unimplemen	ted: Read as '0'					
	Legend: R = Readable I -n = Value at P bit 15-8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 1	Legend:           R = Readable bit           -n = Value at POR           bit 15-8         Unimplement           bit 7         C2TXIE: ECA           1 = Interrupt 1           0 = Interrupt 1           bit 6         C1TXIE: ECA           1 = Interrupt 1           bit 5         DMA7IE: DM           1 = Interrupt 1           bit 4         DMA6IE: DM           1 = Interrupt 1           bit 3         Unimplement           bit 4         DMA6IE: DM           1 = Interrupt 1           0 = Interrupt 1           bit 1         U2EIE: UART           1 = Interrupt 1           bit 1         U1EIE: UART           1 = Interrupt 1           0 = Interrupt 1           bit 0         Unimplement	Legend:         R = Readable bit       W = Writable bit         -n = Value at POR       '1' = Bit is set         bit 15-8       Unimplemented: Read as '0'         bit 7       C2TXIE: ECAN2 Transmit Data Request I         1 = Interrupt request enabled       0 = Interrupt request not enabled         bit 6       C1TXIE: ECAN1 Transmit Data Request I         1 = Interrupt request not enabled       0 = Interrupt request enabled         bit 5       DMA7IE: DMA Channel 7 Data Transfer O         1 = Interrupt request not enabled       0 = Interrupt request not enabled         bit 4       DMA6IE: DMA Channel 6 Data Transfer O         1 = Interrupt request not enabled       0 = Interrupt request not enabled         bit 3       Unimplemented: Read as '0'         bit 4       DMAFIE: UART2 Error Interrupt Enable bit         1 = Interrupt request not enabled       0 = Interrupt request not enabled         bit 1       U1EIE: UART2 Error Interrupt Enable bit         1 = Interrupt request not enabled       0 = Interrupt request not enabled         bit 1       U1EIE: UART1 Error Interrupt Enable bit         1 = Interrupt request not enabled       0 = Interrupt request not enabled         bit 1       U1EIE: UART1 Error Interrupt Enable bit         1 = Interrupt request not enabled       0 = Interrupt request not	Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared         bit 15-8       Unimplemented: Read as '0'         bit 7       C2TXIE: ECAN2 Transmit Data Request Interrupt Enable bit         1 = Interrupt request enabled       0 = Interrupt request enabled         0 = Interrupt request not enabled       0 = Interrupt request enabled         bit 6       C1TXIE: ECAN1 Transmit Data Request Interrupt Enable bit         1 = Interrupt request enabled       0 = Interrupt request enabled         0 = Interrupt request enabled       0 = Interrupt request enabled         bit 5       DMA7IE: DMA Channel 7 Data Transfer Complete Enable Status bit         1 = Interrupt request enabled       0 = Interrupt request enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         bit 4       DMA6IE: DMA Channel 6 Data Transfer Complete Enable Status bit         1 = Interrupt request not enabled       0 = Interrupt request not enabled         bit 3       Unimplemented: Read as '0'         bit 4       DMAFIE: UART2 Error Interrupt Enable bit         1 = Interrupt request not enabled       0 = Interrupt request not enabled         bit 1       U1EIE: UART1 Error Interrupt Enable bit         1 = Inter			

#### 8.0 DIRECT MEMORY ACCESS (DMA)

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) in the "dsPIC33F Family Reference Manual", which is available the Microchip from web site (www.microchip.com).

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJXXXGPX06/X08/X10 peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

#### TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INTO	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
DCI	60
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- · Word or byte sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral.
- Indirect Addressing of DMA RAM locations with or without automatic post-increment.
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral.
- One-Shot Block Transfers Terminating DMA transfer after one block transfer.
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete.
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately.
- Automatic or manual initiation of block transfers
- Each channel can select from 20 possible sources of data sources or destinations.

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

<sup>© 2009</sup> Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
_	_	AMOD	E<1:0>	—	—	MODE	E<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	CHEN: Chan	nel Enable bit					
	1 = Channel e	enabled					
bit 14	SIZE: Data Tr	ansfer Size hit					
bit 14	1 = Byte						
	0 = Word						
bit 13	DIR: Transfer	Direction bit (s	ource/destination	ation bus selec	t)		
	1 = Read from	n DMA RAM a	ddress, write	to peripheral ad	ddress		
	0 = Read from	n peripheral ad	dress, write t	o DMA RAM ad	ddress		
bit 12	HALF: Early I	Block Transfer	Complete Int	errupt Select bi	it		
	1 = Initiate blo 0 = Initiate blo	ock transfer col ock transfer col	mplete interru mplete interru	ipt when half of ipt when all of t	the data has be he data has bee	een moved en moved	
bit 11	NULLW: Null	Data Periphera	al Write Mode	e Select bit			
	1 = Null data	write to periphe	eral in additio	n to DMA RAM	write (DIR bit m	nust also be cle	ear)
	0 = Normal or	peration					
bit 10-6	Unimplemen	ted: Read as '	0'				
bit 5-4	AMODE<1:0>	DMA Chann	el Operating	Mode Select bi	ts		
	11 = Reserve	d al Indirect Add	ressing mode	2			
	01 = Register	Indirect without	ut Post-Increr	nent mode			
	00 = Register	Indirect with F	ost-Incremer	nt mode			
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1-0	MODE<1:0>:	DMA Channel	Operating M	ode Select bits			
	11 = One-Sho	ot, Ping-Pong r	nodes enable	ed (one block tr	ansfer from/to e	ach DMA RAM	l buffer)
	10 = Continuo01 = One-Sho	ous, Ping-Pong ot, Ping-Pong r	nodes disable	ed			
	00 = Continue	ous, Ping-Pong	modes disal	bled			

#### REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

#### 9.1 CPU Clocking System

There are seven system clock options provided by the dsPIC33FJXXXGPX06/X08/X10:

- FRC Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- · Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- FRC Oscillator with postscaler

#### 9.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- 1. XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 2. HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 3. EC (External Clock): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration"**.

The FRC frequency depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

#### 9.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 22.1 "Configuration Bits"** for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJXXXGPX06/X08/X10 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

### EQUATION 9-1: DEVICE OPERATING FREQUENCY

### $FCY = \frac{FOSC}{2}$

#### 9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

#### EQUATION 9-2: Fosc CALCULATION

 $FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$ 

NOTES:

#### **REGISTER 15-1:** OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)

bit 15							DIL O
=							hit Q
—	_	OCSIDL	—	_	_	_	_
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0

U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7							bit 0

Legend:	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	1 = Output Compare x halts in CPU Idle mode
	0 = Output Compare x continues to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	<ul> <li>1 = PWM Fault condition has occurred (cleared in hardware only)</li> <li>0 = No PWM Fault condition has occurred (this bit is only used when OCM&lt;2:0&gt; = 111)</li> </ul>
bit 3	OCTSEL: Output Compare Timer Select bit
	1 = Timer3 is the clock source for Compare x
	0 = Timer2 is the clock source for Compare x
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	111 = PWM mode on OCx, Fault pin enabled
	110 = PWM mode on OCx, Fault pin disabled
	101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
	100 = Initialize OCX pin low, generate single output pulse on OCX pin
	011 = Compare event toggles OCX pin 010 = Initialize OCX pin high compare event forces OCX pin low
	001 = Initialize OCx pin low, compare event forces OCx pin high
	000 = Output compare channel is disabled

REGISTER	19-19: CiFMS	SKSEL2: ECA	N™ FILTE	R 15-8 MASK	SELECTION	REGISTER		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F15M	SK<1:0>	F14MS	K<1:0>	F13MS	F13MSK<1:0>		K<1:0>	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F11M	SK<1:0>	F10MSK<1:0>		F9MS	F9MSK<1:0>		F8MSK<1:0>	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-14	F15MSK<1:0 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	>: Mask Sourced nce Mask 2 re- nce Mask 1 re- nce Mask 0 re-	e for Filter 15 gisters contain gisters contain gisters contain	i bit n mask n mask n mask				

bit 13-12 F14MSK<1:0>: Mask Source for Filter 14 bit (same values as bit 15-14)

bit 11-10 **F13MSK<1:0>:** Mask Source for Filter 13 bit (same values as bit 15-14)

bit 9-8 F12MSK<1:0>: Mask Source for Filter 12 bit (same values as bit 15-14)

bit 7-6 F11MSK<1:0>: Mask Source for Filter 11 bit (same values as bit 15-14)

bit 5-4 F10MSK<1:0>: Mask Source for Filter 10 bit (same values as bit 15-14)

bit 3-2 F9MSK<1:0>: Mask Source for Filter 9 bit (same values as bit 15-14)

bit 1-0 F8MSK<1:0>: Mask Source for Filter 8 bit (same values as bit 15-14)

#### REGISTER 19-22: CIRXFUL1: ECAN™ RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXFUL7 | RXFUL6 | RXFUL5 | RXFUL4 | RXFUL3 | RXFUL2 | RXFUL1 | RXFUL0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXFUL<15:0>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

#### REGISTER 19-23: CiRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXFUL<31:16>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

NOTES:

### 24.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB<sup>®</sup> IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C18 and MPLAB C30 C Compilers
  - MPLINK<sup>™</sup> Object Linker/
  - MPLIB™ Object Librarian
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD 2
- Device Programmers
  - PICSTART® Plus Development Programmer
  - MPLAB PM3 Device Programmer
  - PICkit<sup>™</sup> 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

#### 24.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- · A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (assembly or C)
  - Mixed assembly and C
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### APPENDIX A: REVISION HISTORY

#### **Revision A (October 2006)**

Initial release of this document.

#### Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in the following table.

Section Name	Update Description
Section 1.0 "Device Overview"	Added External Interrupt pin information (INT0 through INT4) to Table 1-1.
Section 3.0 "Memory Organization"	Updated Change Notification Register Map table title to reflect application with dsPIC33FJXXXMCX10 devices (Table 3-2).
	Added Change Notification Register Map tables (Table 3-3 and Table 3-4) for dsPIC33FJXXXMCX08 and dsPIC33FJXXXMCX06 devices, respectively.
	Updated the bit range for AD1CON3 (ADCS<7:0>) in the ADC1 Register Map and added Note 1 (Table 3-15).
	Updated the bit range for AD2CON3 (ADCS<7:0>) in the ADC2 Register Map (Table 3-16).
	Updated the Reset value for C1FEN1 (FFFF) in the ECAN1 Register Map When C1CTRL1.WIN = 0 or 1 (Table 3-18) and updated the title to reflect applicable devices.
	Updated the title in the ECAN1 Register Map When C1CTRL1.WIN = 0 to reflect applicable devices (Table 3-19).
	Updated the title in the ECAN1 Register Map When C1CTRL1.WIN = 1 to reflect applicable devices (Table 3-20).
	Updated the Reset value for C2FEN1 (FFFF) in the ECAN2 Register Map When C2CTRL1.WIN = $0$ or $1$ (Table 3-21) and updated the title to reflect applicable devices.
	Updated the title for the ECAN2 Register Map When C2CTRL1.WIN = 0 to reflect applicable devices (Table 3-22).
	Updated the title for the ECAN2 Register Map When C2CTRL1.WIN = 1 to reflect applicable devices (Table 3-23).
	Updated Reset value for TRISA (C6FF) and changed the bit 12 and bit 13 values for ODCA to unimplemented in the PORTA Register Map (Table 3-25).
	Changed the bit 10 and bit 9 values for PMD1 to unimplemented in the PMD Register Map (Table 3-34).
Section 5.0 "Reset"	Added POR and BOR references in Reset Flag Bit Operation (Table 5-1).
Section 7.0 "Direct Memory Access (DMA)"	Updated the table cross-reference in Note 2 in the DMAxREQ register (Register 7-2).

#### TABLE A-1: MAJOR SECTION UPDATES

#### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fror	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Арр	lication (optional):	
Wou	Ild you like a reply?YN	
Dev	ice: dsPIC33FJXXXGPX06/X08/X10	Literature Number: DS70286C
Que	stions:	
1.	What are the best features of this documer	nt?
2.	How does this document meet your hardwa	are and software development needs?
3	Do you find the organization of this docume	ent easy to follow? If not why?
0.		
4.	What additions to the document do you thir	nk would enhance the structure and subject?
5.	What deletions from the document could be	e made without affecting the overall usefulness?
6.	Is there any incorrect or misleading information	ation (what and where)?
7		
1.	How would you improve this document?	