

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFI

Detuns	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	69
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gp708-i-pt


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



Pin Diagrams (Continued)



3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit (MSb) is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2^{N-1} to 2^{N-1} - 1. For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0. For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518×10^{-5} . In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product which has a precision of 4.65661×10^{-10} .

The same multiplier is used to support the MCU multiply instructions which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter prior to accumulation.

3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true, or complement data into the other input. In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented), whereas in the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented. The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described above and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- 1. OA:
 - AccA overflowed into guard bits
- 2. OB:

AccB overflowed into guard bits

3. SA:

AccA saturated (bit 31 overflow and saturation) or

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

4. SB:

AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- 5. OAB:
 - Logical OR of OA and OB
- SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register (refer to **Section 7.0 "Interrupt Controller"**) are set. This allows the user to take immediate action, for example, to correct system gain.

TABLE 4-7: INPUT CAPTURE REGISTER MAI

SFR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
Addr	2.11.10		2	2.1.12	2	2.1.10	2	2.00		2	2		2.00		2	2	Resets
0140								Input 1 Ca	pture Regist	er							xxxx
0142	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
0144								Input 2 Ca	pture Regist	er							xxxx
0146	_	_	ICSIDL	_	_		_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
0148								Input 3 Ca	pture Regist	er							xxxx
014A	_	_	ICSIDL	_	_		_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
014C													xxxx				
014E	_	_	ICSIDL	_	_		_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
0150								Input 5 Ca	pture Regist	er							xxxx
0152	_	_	ICSIDL	_	_		_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
0154								Input 6 Ca	pture Regist	er							xxxx
0156	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
0158								Input 7 Ca	pture Regist	er							XXXX
015A	_	_	ICSIDL	—	_	—	—	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
015C								Input 8 Ca	pture Regist	er							xxxx
015E	_	_	ICSIDL	—	_	—	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
	0142 0144 0146 0148 014A 014C 014C 014C 014C 0150 0152 0154 0156 0158 015A 015C 015E	0142 — 0144 — 0146 — 0148 — 0144 — 0145 — 0146 — 0147 — 0148 — 0149 — 0140 — 0141 — 0142 — 0150 — 0152 — 0154 — 0155 — 0158 — 0155 — 0155 —	0142 — — 0144 — — 0146 — — 0148 — — 0144 — — 0145 — — 0146 — — 0147 — — 0148 — — 0147 — — 0148 — — 0140 — — 0141 — — 0142 — — 0150 — — 0152 — — 0154 — — 0155 — — 0158 — — 0152 — —	0142 — — ICSIDL 0144 — — ICSIDL 0146 — — ICSIDL 0148 — — ICSIDL 0148 — — ICSIDL 0144 — — ICSIDL 0148 — — ICSIDL 0144 — — ICSIDL 0144 — — ICSIDL 0144 — — ICSIDL 0142 — — ICSIDL 0150 — — ICSIDL 0154 — — ICSIDL 0158 — — ICSIDL 015A — — ICSIDL 015C — — ICSIDL	0142 — — ICSIDL — 0144 — — ICSIDL — 0146 — — ICSIDL — 0148 — — ICSIDL — 0148 — — ICSIDL — 0144 — — ICSIDL — 0148 — — ICSIDL — 0144 — — ICSIDL — 0146 — — ICSIDL — 0147 — — ICSIDL — 0146 — — ICSIDL — 0147 — — ICSIDL — 0150 — — ICSIDL — 0158 — — ICSIDL — 0156 — — ICSIDL — 0157 — — ICSIDL — 0156 — — ICSIDL —	0142 — — ICSIDL — — 0144 — — ICSIDL — — 0146 — — ICSIDL — — 0148 — — ICSIDL — — 0148 — — ICSIDL — — 0144 — — ICSIDL — — 0148 — — ICSIDL — — 0144 — — ICSIDL — — 0144 — — ICSIDL — — 0144 — — ICSIDL — — 0145 — — ICSIDL — — 0155 — — ICSIDL — — 0156 — — ICSIDL — —	0142 — — ICSIDL — — — 0144 0146 — — ICSIDL — — 0148 0144 0144 0145 0146 0147 0148 0148 0144 0144 0145 0146 0147 0148 0148 0140 0141 0142 0142 0144 0145 0156 0158 0158 0158 0150 0156 0157 0158 0158 0150 0158 0156	0142 — — ICSIDL — — — — 0144 — — ICSIDL — — — — 0146 — — ICSIDL — — — — 0148 — — ICSIDL — — — — 0148 — — ICSIDL — — — — 0144 — — ICSIDL — — — — 0148 — — ICSIDL — — — — 0144 — — ICSIDL — — — — 0144 — — ICSIDL — — — — 0145 — — ICSIDL — — — — 0154 — — ICSIDL — — — — 0155 — — ICSIDL — — — — 0156 — — ICSIDL — — — — 0156 — — ICSIDL — — — — 0155 —	0142 — — ICSIDL — — — Input 2 Ca 0144 — — ICSIDL — — — — Input 2 Ca 0146 — — ICSIDL — — — — — — — — — — — — — — — … <	0142 — — — — — Input 2 Capture Regist 0144 Input 2 Capture Regist Input 2 Capture Regist Input 3 Capture Regist 0146 — — — — — — Input 3 Capture Regist 0148 Input 3 Capture Regist Input 3 Capture Regist Input 4 Capture Regist 0144 — — ICSIDL — — — — ICTMR 0148 — — ICSIDL — — — — ICTMR 0144 — — ICSIDL — — — — ICTMR 0145 Input 4 Capture Regist Input 5 Capture Regist Input 5 Capture Regist Input 6 Capture Regist 0152 — — — — — — ICTMR 0154 Input 6 Capture Regist Input 7 Capture Regist Input 7 Capture Regist Input 7 Capture Regist 0155 — — — — — — ICTMR <td>0142 — ICSIDL — — — — ICTMR ICI< 0144 Input 2 Capture Register Input 2 Capture Register Input 2 Capture Register ICI<</td> 0146 — — ICSIDL — — — — ICTMR ICI<	0142 — ICSIDL — — — — ICTMR ICI< 0144 Input 2 Capture Register Input 2 Capture Register Input 2 Capture Register ICI<	0142 — — — — — ICTMR ICI<1:0> 0144 Input 2 Capture Register Input 2 Capture Register ICI<1:0> 0146 — — ICSIDL — — — — ICI ICI<1:0> 0146 — — ICSIDL — — — — ICI ICI<1:0> 0148 — — ICSIDL — — — — ICI ICI<1:0> 0148 — — ICSIDL — — — — ICI ICI<1:0> 0147 — — ICSIDL — — — — ICI ICI ICI ICI ID Input 4 Capture Register ICI ICI ICI ICI ICI ID ID	0142 — — — — — — ICTMR ICI<1:0> ICOV 0144 Input 2 Capture Register Input 2 Capture Register ICI ICOV ICOV 0146 — — ICSIDL — — — — ICTMR ICI<1:0> ICOV 0148 — — — — — — ICI ICI ICI ICOV 0148 — — ICSIDL — — — — ICI ICI ICOV 0144 — — ICSIDL — — — — ICI ICI ICOV 0144 — — ICSIDL — — — ICI ICI ICOV ICOV 0142 — ICSIDL — — — ICI ICI ICOV Input 5 Capture Register 0155 — — ICSIDL — — — <	0142 — — — — — — ICTMR ICI<1:0> ICOV ICBNE 0144 Input 2 Capture Register Input 2 Capture Register ICI<1:0> ICOV ICBNE 0146 — — ICSIDL — — — — ICI ICI ICOV ICBNE 0146 — — ICSIDL — — — — ICI ICI ICOV ICBNE 0148 Input 3 Capture Register ICI<1:0> ICOV ICBNE Input 4 Capture Register ICI ICOV ICBNE 0142 — — — — — ICI ICI ICOV ICBNE 0142 — — — — ICTMR ICI<1:0> ICOV ICBNE 0142 — — — — ICTMR ICI<1:0> ICOV ICBNE 0150 Input 5 Capture Register Input 6 Capture Register ICOV ICBNE	0142 — — — — ICTMR ICI+1:0> ICOV ICBNE 0144 Input 2 Capture Register Input 2 Capture Register ICI+1:0> ICOV ICBNE 0146 — — ICSIDL — — — ICIMR ICI+1:0> ICOV ICBNE 0148 Input 3 Capture Register Input 3 Capture Register ICI+1:0> ICOV ICBNE 0140 — — — — ICIMR ICI+1:0> ICOV ICBNE 0141 — — ICSIDL — — — ICIMR ICI+1:0> ICOV ICBNE 0142 — — — — ICIMR ICI+1:0> ICOV ICBNE 0142 — — — — ICIMR ICI+1:0> ICOV ICBNE 0144 — ICSIDL — — — ICIMR ICI+1:0> ICOV ICBNE 0150 ICSIDL <t< td=""><td>0142 — — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0144 — — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0144 — — ICSIDL — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0146 — — ICSIDL — — — — ICIMR ICI<1:0> ICOV ICBNE ICM<<2:0> 0147 — — ICSIDL — — — — ICI ICI ICOV ICBNE ICM<<2:0> 0147 — ICSIDL — — — ICI ICI ICOV ICBNE ICM<<2:0> 0146 — ICSIDL — — — ICI ICI ICI ICOV ICBNE ICM<<2:0> 0150 ICSIDL — — —</td></t<> <td>0142 — — — — — ICTMR ICI ICOV ICBNE ICM<2:0> 0144 — — Input 2 Capture Register ICI ICOV ICBNE ICM<2:0> 0146 — — ICSIDL — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0148 — — Input 3 Capture Register ICI ICOV ICBNE ICM<2:0> 0148 — — ICSIDL — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0144 — — ICSIDL — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0140 — — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0150 — — — — — ICTMR ICI<1:0> ICOV ICBNE</td>	0142 — — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0144 — — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0144 — — ICSIDL — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0146 — — ICSIDL — — — — ICIMR ICI<1:0> ICOV ICBNE ICM<<2:0> 0147 — — ICSIDL — — — — ICI ICI ICOV ICBNE ICM<<2:0> 0147 — ICSIDL — — — ICI ICI ICOV ICBNE ICM<<2:0> 0146 — ICSIDL — — — ICI ICI ICI ICOV ICBNE ICM<<2:0> 0150 ICSIDL — — —	0142 — — — — — ICTMR ICI ICOV ICBNE ICM<2:0> 0144 — — Input 2 Capture Register ICI ICOV ICBNE ICM<2:0> 0146 — — ICSIDL — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0148 — — Input 3 Capture Register ICI ICOV ICBNE ICM<2:0> 0148 — — ICSIDL — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0144 — — ICSIDL — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0140 — — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0150 — — — — — ICTMR ICI<1:0> ICOV ICBNE

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33FJXXXGPX06/X08/X10

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	-	-	_	_	_	_		UART Transmit Register								xxxx
U1RXREG	0226	_	-	-	_	_	_	_	UART Receive Register								0000	
U1BRG	0228	Baud Rate Generator Prescaler										0000						

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	-	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	_<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_	_	_		UART Transmit Register								
U2RXREG	0236	_	_	_	_	_	_	_	UART Receive Register								0000	
U2BRG	0238		Baud Rate Generator Prescaler											0000				

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	-	SPISIDL	_	—	—	_	—	-	SPIROV	_		—	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	mit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN	—	SPISIDL	—	—	—	—	—	—	SPIROV	—	—	—	—	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI2BUF	0268							SPI2 Tran	smit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2009 Microchip Technology Inc.

TABLE 4-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 FOR dsPIC33FJXXXGP506/510/706/708/710 DEVICES ONLY (CONTINUED)

															· -	- /		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C				SID<	:10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C1RXF11EID	046E				EID<	15:8>							EID<	7:0>				xxxx
C1RXF12SID	0470		SID<10:3> SID<2:0> - EXIDE - EI						EID<1	7:16>	xxxx							
C1RXF12EID	0472	EID<15:8>									EID<	7:0>				xxxx		
C1RXF13SID	0474		SID<10:3>								SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF13EID	0476				EID<	15:8>							EID<	7:0>				xxxx
C1RXF14SID	0478				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF14EID	047A	EID<15:8>											EID<	7:0>				xxxx
C1RXF15SID	047C		SID<10:3>								SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF15EID	047E				EID<	15:8>							EID<	7:0>				xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-23: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 FOR dsPIC33FJXXXGP706/708/710 DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500							See	e definition	when WIN	= x				•			
	- 051E																	
C2BUFPNT1	0520		F3BF	P<3:0>			F2BP	<3:0>			F1BF	><3:0>			F0BF	P<3:0>		0000
C2BUFPNT2	0522		F7BF	P<3:0>			F6BP	<3:0>			F5BF	><3:0>			F4BF	P<3:0>		0000
C2BUFPNT3	0524		F11BI	P<3:0>			F10BF	P<3:0>			F9BF	P<3:0>			F8BF	P<3:0>		0000
C2BUFPNT4	0526		F15BI	P<3:0>			F14BF	P<3:0>			F13BI	P<3:0>			F12BI	P<3:0>		0000
C2RXM0SID	0530				SID<	10:3>					SID<2:0>			MIDE	_	EID<'	7:16>	xxxx
C2RXM0EID	0532				EID<	15:8>							EID	<7:0>				xxxx
C2RXM1SID	0534				SID<	10:3>					SID<2:0>			MIDE	_	EID<	7:16>	xxxx
C2RXM1EID	0536				EID<	15:8>							EID	<7:0>				xxxx
C2RXM2SID	0538				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<	7:16>	xxxx
C2RXM2EID	053A				EID<	15:8>							EID	<7:0>				xxxx
C2RXF0SID	0540				SID<	10:3>					SID<2:0>			EXIDE		EID<'	7:16>	xxxx
C2RXF0EID	0542				EID<	15:8>							EID	<7:0>				xxxx
C2RXF1SID	0544				SID<	10:3>					SID<2:0>			EXIDE		EID<	7:16>	xxxx
C2RXF1EID	0546				EID<	15:8>							EID	<7:0>				xxxx
C2RXF2SID	0548				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	7:16>	xxxx
C2RXF2EID	054A				EID<	15:8>							EID	<7:0>				xxxx
C2RXF3SID	054C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	7:16>	xxxx
C2RXF3EID	054E				EID<	15:8>							EID	<7:0>				xxxx
C2RXF4SID	0550				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	7:16>	xxxx
C2RXF4EID	0552					15:8>							EID	<7:0>		r		xxxx
C2RXF5SID	0554					10:3>					SID<2:0>			EXIDE		EID<'	7:16>	xxxx
C2RXF5EID	0556					15:8>							EID	<7:0>		1		xxxx
C2RXF6SID	0558					10:3>					SID<2:0>			EXIDE		EID<'	7:16>	XXXX
C2RXF6EID	055A					15:8>							EID	<7:0>		1		XXXX
C2RXF7SID	055C					10:3>					SID<2:0>			EXIDE	—	EID<'	7:16>	xxxx
C2RXF7EID	055E					15:8>							EID	<7:0>				xxxx
C2RXF8SID	0560				-	10:3>					SID<2:0>			EXIDE	—	EID<1	7:16>	xxxx
C2RXF8EID	0562					15:8>					015 0 5		EID	<7:0>			= 10	xxxx
C2RXF9SID	0564				SID<						SID<2:0>			EXIDE	—	EID<1	/:16>	XXXX
C2RXF9EID	0566					15:8>							EID	<7:0>			7.40	XXXX
C2RXF10SID	0568			— = unimple	SID<					l	SID<2:0>		—	EXIDE	—	EID<'	/:16>	XXXX

dsPIC33FJXXXGPX06/X08/X10

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 6**. "Interrupts" (DS70184) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXGPX06/X08/X10 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJXXXGPX06/X08/X10 CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

dsPIC33FJXXXGPX06/X08/X10 devices implement up to 67 unique interrupts and 5 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJXXXGPX06/X08/X10 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 7-1:	dsPIC33FJXXXGPX06/X08/X10 INTERRUPT VECTOR TABLE

1		٦	
	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1		
	~		
	~		
	~		
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) ⁽¹⁾
	Interrupt Vector 53	0x00007E	
ity	Interrupt Vector 54	0x000080	
lioi	~		
Ē	~		
dei	~		
Decreasing Natural Order Priority	Interrupt Vector 116	0x0000FC	
ral	Interrupt Vector 117	0x0000FE	<u>-</u>
atu	Reserved	0x000100	
Ž	Reserved	0x000102	
ing	Reserved		
as	Oscillator Fail Trap Vector		
cre	Address Error Trap Vector		
De	Stack Error Trap Vector	_	
	Math Error Trap Vector	_	
	DMA Error Trap Vector	_	
	Reserved		7
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1		
	~		
	~		
	~		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	0x00017C	, , , , , , , , , , , , , , , , , , ,
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~		
	~		
	~		
	Interrupt Vector 116		-
	Interrupt Vector 117	0x0001FE	
V	Start of Code	0x000200	
Note 1: Se	e Table 7-1 for the list of impleme	ented interrupt	vectors.

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
0-0	0-0		0-0	11-0		<3:0>	11-0
		_			ILN	< 3.0>	L:1 0
bit 15							bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
—				VECNUM<6:0	>		
bit 7	·						bit 0
Legend:							
R = Readabl	le bit	W = Writable b	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	Unimplemer	nted: Read as 'o	,				
bit 11-8	ILR<3:0>: No	ew CPU Interrup	ot Priority Lev	/el bits			
	1111 = CPU	Interrupt Priority	/ Level is 15				
	•						
	•						
	0001 = CPU	Interrupt Priority	/ Level is 1				
		Interrupt Priority					
bit 7	Unimplemer	nted: Read as 'o	,				
bit 6-0	VECNUM<6:	:0>: Vector Num	ber of Pendii	ng Interrupt bits			
	0111111 = 	nterrupt Vector p	ending is nu	imber 135			
	•		C C				
	•						
	•	nterrupt Vector p					

0000001 = Interrupt Vector pending is number 9 0000000 = Interrupt Vector pending is number 8

REGISTER 9-4:

OSCTUN: FRC OSCILLATOR TUNING REGISTER

	• ••••										
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_						—					
bit 15							bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—			TUN≪	<5:0> ⁽¹⁾						
bit 7							bit C				
Legend:											
				mplemented bit, read as '0'							
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15-6	Unimplomor	ited: Read as 'o	`,								
	-										
oit 5-0		RC Oscillator T		2 00 MIL-)							
		enter frequency enter frequency									
	•		. 11.2070 (0.	20 10112)							
	•										
	•	•									
	000001 = Ce	000001 = Center frequency + 0.375% (7.40 MHz)									
		000000 = Center frequency (7.37 MHz nominal)									
	111111 = C e	111111 = Center frequency - 0.375% (7.345 MHz)									
	•	•									
	•										
	•		44 0050/ /0	50 MU-)							
		100001 = Center frequency - 11.625% (6.52 MHz) 100000 = Center frequency - 12% (6.49 MHz)									
	100000 - 00	inconicqueriey	12/0 (0.401	····· · - /							

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

REGISTER	10-2: PMD2	2: PERIPHER	AL MODULE	DISABLE C	ONTROL RE	GISTER 2			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD		
bit 7	OCTIND	OCOMD	OCSIVID	0C4MD	OCSIMD	OCZIVID	bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown		
bit 15	IC8MD: Input	Capture 8 Mod	lule Disable bit						
		oture 8 module oture 8 module							
bit 14	IC7MD: Input	Capture 7 Mod	dule Disable bit						
		oture 7 module oture 7 module							
bit 13	IC6MD: Input	Capture 6 Mod	dule Disable bit						
		oture 6 module oture 6 module							
bit 12	IC5MD: Input	Capture 5 Mod	dule Disable bit						
		oture 5 module oture 5 module							
bit 11	IC4MD: Input Capture 4 Module Disable bit								
		oture 4 module oture 4 module							
bit 10	IC3MD: Input	Capture 3 Mod	dule Disable bit						
		oture 3 module oture 3 module							
bit 9	IC2MD: Input Capture 2 Module Disable bit								
		oture 2 module oture 2 module							
bit 8			dule Disable bit						
		oture 1 module oture 1 module							
bit 7	OC8MD: Out	put Compare 8	Module Disable	e bit					
	1 = Output Co	ompare 8 modu	lle is disabled						
bit 6	 0 = Output Compare 8 module is enabled OC7MD: Output Compare 4 Module Disable bit 								
		ompare 7 modu ompare 7 modu							
bit 5	OC6MD: Out	put Compare 6	Module Disable	e bit					
		ompare 6 modu ompare 6 modu							
bit 4	-	-	Module Disable	e bit					
	1 = Output Co	ompare 5 modu ompare 5 modu	lle is disabled						

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

13.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 11.** "**Timers**" (DS70205) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer
- Single 32-bit Synchronous Counter
- They also support these features:
- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)
- ADC2 Event Trigger (Timer4/5 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 13-1. T3CON, T5CON, T7CON and T9CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2, Timer4, Timer6 or Timer8 is the least significant word; Timer3, Timer5, Timer7 or Timer9 is the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON, T5CON, T7CON and T9CON control bits are ignored. Only T2CON, T4CON, T6CON and T8CON control bits are used for setup and control. Timer2, Timer4, Timer6 and Timer8 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3, Timer5, Ttimer7 and Timer9 interrupt flags.

To configure Timer2/3, Timer4/5, Timer6/7 or Timer8/9 for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2, Timer4, Timer6 or Timer8 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3, PR5, PR7 or PR9 contains the most significant word of the value, while PR2, PR4, PR6 or PR8 contains the least significant word.
- If interrupts are required, set the interrupt enable bit, T3IE, T5IE, T7IE or T9IE. Use the priority bits, T3IP<2:0>, T5IP<2:0>, T7IP<2:0> or T9IP<2:0>, to set the interrupt priority. While Timer2, Timer4, Timer6 or Timer8 control the timer, the interrupt appears as a Timer3, Timer5, Timer7 or Timer9 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2, TMR5:TMR4, TMR7:TMR6 or TMR9:TMR8. TMR3, TMR5, TMR7 or TMR9 always contains the most significant word of the count, while TMR2, TMR4, TMR6 or TMR8 contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 13-1 and a timer (Timer4) operating in 16-bit mode example is shown in Figure 13-2.

Note: Only Timer2 and Timer3 can trigger a DMA data transfer.

REGISTER 1	7-3: I2CxN	ISK: I2Cx SL	AVE MODE		ASK REGIS	TER		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
	_	—	_	_	_	AMSK9	AMSK8	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	
bit 7			•				bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
_	WAKFIL	—		—		SEG2PH<2:0>	
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SEG2PHTS	SAM		SEG1PH<2:0	>		PRSEG<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14 bit 13-11 bit 10-8 bit 7	1 = Use CAN 0 = CAN bus Unimplemen SEG2PH<2:0 111 = Length 000 = Length SEG2PHTS:	is 1 x Tq Phase Segme	or wake-up used for wak o' er Segment 2	e-up bits			
bit 6	0 = MaximumSAM: Sample1 = Bus line is	 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 					
bit 5-3	SEG1PH<2:0 111 = Length 000 = Length		er Segment 1	bits			
bit 2-0	PRSEG<2:0> 111 = Length 000 = Length		Time Segme	nt bits			

REGISTER 19-15: CiBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F15B	P<3:0>			F14E	3P<3:0>			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F13B	P<3:0>		F12BP<3:0>					
bit 7							bit 0		
Legend:									
R = Readable b	bit	W = Writable b	it	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown						

bit 11-8	F14BP<3:0>: RX Buffer Written when Filter 14 Hits bits

bit 7-4 **F13BP<3:0>:** RX Buffer Written when Filter 13 Hits bits

bit 3-0 F12BP<3:0>: RX Buffer Written when Filter 12 Hits bits

			D /// 0							
R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
ADON	—	ADSIDL	ADDMABM		AD12B	FORM	/<1:0>			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0			
10110		1000				HC,HS	HC, HS			
	SSRC<2:0>			SIMSAM	ASAM	SAMP	DONE			
bit 7							bit			
Legend:		HC = Cleared	by hardware	HS = Set by I	nardware					
R = Readab	le bit	W = Writable	-	•	nented bit, read	d as '0'				
-n = Value a		'1' = Bit is se		'0' = Bit is cle		x = Bit is unki	nown			
bit 15	ADON: ADC	Operating Mo	de bit							
		dule is operati	ng							
	0 = ADC is o									
bit 14	-	ted: Read as								
bit 13		p in Idle Mode								
			peration when de ation in Idle mod		le mode					
bit 12		DMA Buffer B								
51(12		1 = DMA buffers are written in the order of conversion. The module will provide an address to the DMA								
	channel	that is the sam	ne as the addres	s used for the	non-DMA stan	d-alone buffer				
			n in Scatter/Gath		•	•				
bit 11			ased on the inde	ex or the analog	g input and the	size of the Div	A Duffer			
bit 10	-	ited: Read as	eration Mode bi	+						
		-channel ADC		L.						
		channel ADC	•							
bit 9-8		Data Output I	-							
	For 10-bit ope									
			JT = sddd dddd		, where $s = .N$	OT.d<9>)				
			dd dddd dd00 = ssss sssd (,	here = NOT	(<9>)				
			00dd dddd d							
	For 12-bit ope									
			JT = sddd dddo		, where $s = .N$	OT.d<11>)				
			dd dddd dddd =ssss sddd		vhere s = NOT	[d<11>)				
	•	•	dddd dddd d							
bit 7-5	SSRC<2:0>:	Sample Clock	Source Select	bits						
	111 = Interna	SSRC<2:0>: Sample Clock Source Select bits 111 = Internal counter ends sampling and starts conversion (auto-convert)								
		110 = Reserved								
	101 = Reserv 100 = Reserv									
			sampling and s	starts conversion	on					
	A B U									
			ADC1, Timer5 f				s conversior			
	001 = Active	transition on I	NT0 pin ends sa	ampling and sta	arts conversion		s conversior			
bit 4	001 = Active 000 = Clearir	transition on I	NT0 pin ends sa ends sampling a	ampling and sta	arts conversion		s conversior			

DC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾ Max Units			Conditions	
	VIL	Input Low Voltage						
DI10		I/O pins	Vss	—	0.2 Vdd	V		
DI15		MCLR	Vss	—	0.2 Vdd	V		
DI16		I/O Pins with OSC1 or SOSCI	Vss	_	0.2 Vdd	V		
DI18		I/O Pins with I ² C	Vss	—	0.3 Vdd	V	SMbus disabled	
DI19		I/O Pins with I ² C	Vss	—	0.2 Vdd	V	SMbus enabled	
	VIH	Input High Voltage						
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.8 Vdd 0.8 Vdd	_	Vdd 5.5	V V		
		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	2 2	_	Vdd 5.5	V V	VDD = 3.3V VDD = 3.3V	
DI26		I/O Pins with OSC1 or SOSCI	0.7 Vdd	—	Vdd	V		
DI28		I/O Pins with I ² C	0.7 Vdd	_	5.5	V	SMbus disabled	
DI29		I/O Pins with I ² C	0.8 Vdd	—	5.5	V	SMbus enabled	
	ICNPU	CNx Pull-up Current						
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS	
	lı∟	Input Leakage Current ^(2,3)						
DI50		I/O Pins	_	—	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance	
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance	
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±2	μA	Shared with external reference pins	
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±3.5	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance	
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±8	μA	Analog pins shared with external reference pins	
DI55		MCLR	—	_	±2	μA	$Vss \leq Vpin \leq Vdd$	
DI56		OSC1	—	—	±2	μA	$Vss \le VPIN \le VDD,$ XT and HS modes	

TABLE 25-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams" for a list of 5V tolerant pins.

TABLE 25-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

AC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions	
SY10	TMCL	MCLR Pulse-Width (low)	2	—	_	μs	-40°C to +85°C	
SY11	TPWRT	Power-up Timer Period		2 4 8 16 32 64 128		ms	-40°C to +85°C User programmable	
SY12	TPOR	Power-on Reset Delay	3	10	30	μs	-40°C to +85°C	
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs	_	
SY20	Twdt1	Watchdog Timer Time-out Period	—	_		—	See Section 22.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 25-19)	
SY30	Tost	Oscillator Start-up Timer Period	—	1024 Tosc	—	—	Tosc = OSC1 period	
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	500	900	μs	-40°C to +85°C	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 25-34:	DCI MODULE	MULTI-CHANNEL.	I ² S MODES) TIMING REQUIREMENTS

AC CHA		STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
CS10	TCSCKL	CSCK Input Low Time (CSCK pin is an input)	Tcy/2 + 20	—	_	ns	_		
		CSCK Output Low Time ⁽³⁾ (CSCK pin is an output)	30	_	_	ns	_		
CS11	Тсѕскн	CSCK Input High Time (CSCK pin is an input)	Tcy/2 + 20			ns	—		
		CSCK Output High Time ⁽³⁾ (CSCK pin is an output)	30	_		ns			
CS20	TCSCKF	CSCK Output Fall Time ⁽⁴⁾ (CSCK pin is an output)	—	10	25	ns	—		
CS21	TCSCKR	CSCK Output Rise Time ⁽⁴⁾ (CSCK pin is an output)	_	10	25	ns	—		
CS30	TCSDOF	CSDO Data Output Fall Time ⁽⁴⁾	—	10	25	ns	—		
CS31	TCSDOR	CSDO Data Output Rise Time ⁽⁴⁾		10	25	ns	—		
CS35	Tdv	Clock Edge to CSDO Data Valid	—	—	10	ns	—		
CS36	TDIV	Clock Edge to CSDO Tri-Stated	10	—	20	ns	_		
CS40	TCSDI	Setup Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20	_	_	ns	_		
CS41	THCSDI	Hold Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20	Ι	_	ns	_		
CS50	TCOFSF	COFS Fall Time (COFS pin is output)	—	10	25	ns	See Note 1		
CS51	TCOFSR	COFS Rise Time (COFS pin is output)	—	10	25	ns	See Note 1		
CS55	TSCOFS	Setup Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	—		ns	_		
CS56	THCOFS	Hold Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	—	—	ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for CSCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all DCI pins.