

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

E·XFl

2 0 0 0 0 0	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	85
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gp710t-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJXXXGPX06/X08/X10 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJXXXGPX06/X08/X10 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table**".




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	-	-	_	_	_	_				UART ⁻	Fransmit Re	gister				xxxx
U1RXREG	0226	_	-	-	_	_	_	_				UART	Receive Reo	gister				0000
U1BRG	0228							Bau	d Rate Ger	nerator Presc	aler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	-	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	_<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_	_	_				UART	Transmit Re	egister				xxxx
U2RXREG	0236	_	_	_	_	_	_	_				UART	Receive Re	egister				0000
U2BRG	0238							Bauc	l Rate Gen	erator Presc	aler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	-	SPISIDL	_	—	—	_	—	-	SPIROV	_		—	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	mit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN	—	SPISIDL	—	—	—	—	—	—	SPIROV	—	—	—	_	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI2BUF	0268							SPI2 Tran	smit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2009 Microchip Technology Inc.

TABLE 4-17: DMA REGISTER MAP

		-		-	-	-	-	-				-						All
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW		_	_	_		AMOD	E<1:0>	—	_	MODE	<1:0>	0000
DMA0REQ	0382	FORCE	_	—		—	_	—		—			I	RQSEL<6:0	>			0000
DMA0STA	0384								S	STA<15:0>								0000
DMA0STB	0386								S	STB<15:0>								0000
DMA0PAD	0388				-				P	AD<15:0>								0000
DMA0CNT	038A	—	—	_	—	—	_					CN	<9:0>					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA1REQ	038E	FORCE	—	—	—	—	_	—	—	—			I	RQSEL<6:0	>			0000
DMA1STA	0390								S	STA<15:0>								0000
DMA1STB	0392								S	TB<15:0>								0000
DMA1PAD	0394								P	AD<15:0>								0000
DMA1CNT	0396	_	_	_	—							CN	<9:0>					0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW		—	—	—	_	AMOD	E<1:0>	-	—	MODE	<1:0>	0000
DMA2REQ	039A	FORCE	-	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA2STA	039C								S	STA<15:0>								0000
DMA2STB	039E								S	TB<15:0>								0000
DMA2PAD	03A0								P	AD<15:0>								0000
DMA2CNT	03A2	_	_	_	_	—	_					CN	<9:0>					0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	—	—	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA3REQ	03A6	FORCE	_	_	_	—	_	_	_	_			I	RQSEL<6:0	>			0000
DMA3STA	03A8								S	STA<15:0>								0000
DMA3STB	03AA								S	TB<15:0>								0000
DMA3PAD	03AC								P	AD<15:0>								0000
DMA3CNT	03AE	_	_	_	_	—	_					CN	<9:0>					0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE	_	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA4STA	03B4				•			•	S	TA<15:0>	•							0000
DMA4STB	03B6								S	TB<15:0>								0000
DMA4PAD	03B8								P	AD<15:0>								0000
DMA4CNT	03BA	_	_	_	—	—	—					CN	<9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	_	_	—	—	_	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA5REQ	03BE	FORCE	_	—	—	—	—	_	_	_		•	I	RQSEL<6:0	>	•		0000
DMA5STA	03C0								S	TA<15:0>	•							0000
DMA5STB	03C2								S	TB<15:0>								0000
DMA5PAD	03C4								P	AD<15:0>								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70286C-page 50

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E								See definit	ion when W	/IN = x							
C1BUFPNT1	0420		F3BP	<3:0>			F2BF	P<3:0>			F1BP	<3:0>			F0BP	<3:0>		0000
C1BUFPNT2	0422		F7BP	<3:0>			F6BF	P<3:0>			F5BP	<3:0>			F4BP	<3:0>		0000
C1BUFPNT3	0424		F11BF	P<3:0>			F10B	P<3:0>			F9BP	<3:0>			F8BP	<3:0>		0000
C1BUFPNT4	0426		F15BF	P<3:0>			F14B	P<3:0>			F13BF	P<3:0>			F12BF	<3:0>		0000
C1RXM0SID	0430				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<	17:16>	xxxx
C1RXM0EID	0432				EID<	15:8>							EID<	7:0>				xxxx
C1RXM1SID	0434			EID<15:8> EID<7:0> SID<10:3> SID<2:0> - MIDE - E EID<15:8> EID<7:0> E E - E E SID<10:3> SID<2:0> - E							EID<	17:16>	xxxx					
C1RXM1EID	0436		SID<10:3> SID<2:0> — MIDE — EID<17:16> EID<15:8> EID<7:0> EID<17:16> EID<17:16> EID<17:16> SID<10:3> SID<2:0> — MIDE — EID<17:16> EID<15:8> EID<2:0> — MIDE — EID<17:16> SID<10:3> SID<2:0> — EID<17:16> EID<17:16> EID<15:8> EID<17:10> EID — EID<17:16>								xxxx							
C1RXM2SID	0438				SID<	10:3>					SID<2:0>		—	MIDE	_	EID<	17:16>	xxxx
C1RXM2EID	043A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF0SID	0440				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	xxxx
C1RXF0EID	0442			SID<10:3> SID<2:0> — MIDE — EID<17:16> EID<15:8> EID<7:0> EID<17:16> EID<17:16> SID<10:3> SID<2:0> — MIDE — EID<17:16> EID<15:8> EID<7:0> EID<17:16> EID<17:16> SID<10:3> SID<2:0> — EID<17:16> EID<15:8> EID<17:0> EID<17:16> SID<10:3> SID<2:0> — EID<17:16> SID<10:3> SID<2:0> — EID<17:16>							xxxx							
C1RXF1SID	0444				SID<10:3> SID<2 EID<15:8> SID<10:3> SID<10:3> SID<2						SID<2:0>		_	EXIDE	_	EID<	17:16>	xxxx
C1RXF1EID	0446			SID<10:3> EID<15:8> SID<10:3> EID<15:8>									EID<	7:0>				xxxx
C1RXF2SID	0448			SID<10:3> EID<15:8> SID<10:3> EID<15:8> SID<10:3> EID<15:8> SID<10:3> EID<15:8>							SID<2:0>		_	EXIDE	_	EID<	17:16>	xxxx
C1RXF2EID	044A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF3SID	044C				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	xxxx
C1RXF3EID	044E				EID<	15:8>							EID<	7:0>				xxxx
C1RXF4SID	0450				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	xxxx
C1RXF4EID	0452				EID<	15:8>							EID<	7:0>				xxxx
C1RXF5SID	0454				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	xxxx
C1RXF5EID	0456				EID<	15:8>							EID<	7:0>				xxxx
C1RXF6SID	0458				SID<	10:3>					SID<2:0>		_	EXIDE		EID<'	17:16>	xxxx
C1RXF6EID	045A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF7SID	045C				SID<	10:3>					SID<2:0>		_	EXIDE		EID<'	17:16>	xxxx
C1RXF7EID	045E				EID<	15:8>							EID<	7:0>		•		xxxx
C1RXF8SID	0460				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<'	17:16>	xxxx
C1RXF8EID	0462				EID<	15:8>							EID<	7:0>				xxxx
C1RXF9SID	0464				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<'	17:16>	xxxx
C1RXF9EID	0466				EID<	15:8>							EID<	7:0>				xxxx
C1RXF10SID	0468				3.0> F13BP<3.0> F13BP<3.0> F12BP<3.0> 00 SID<10.3> SID<2.0> - MDE - EID<17.16> xx SID<10.3> SID<2.0> - MDE - EID<17.16> xx SID<10.3> SID<2.0> - MIDE - EID<17.16> xx SID<10.3> SID<2.0> - MIDE - EID<17.16> xx SID<10.3> SID<2.0> - MIDE - EID<17.16> xx SID<10.3> SID<2.0> - EID<17.16> xx xx SID<10.3> SID<2.0> - EID<17.16> xx <tr< td=""><td>xxxx</td></tr<>								xxxx					
C1RXF10EID	046A		F15BP<3.0> F14BP<3.0> F13BP<3.0> $-$ MIDE $-$ EID<17: SID<10:3> SID<2:0> $-$ MIDE $-$ EID<17:									xxxx						

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-24: DCI REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
DCICON1	0280	DCIEN	—	DCISIDL	—	DLOOP	CSCKD	CSCKE	COFSD	UNFM	CSDOM	DJST		_	_	COFSM1	COFSM0	0000 0000 0000 0000
DCICON2	0282	—	—	_	—	BLEN1	BLEN0	_		COFSO	G<3:0>		_		۷	VS<3:0>		0000 0000 0000 0000
DCICON3	0284	_	_	_	_						BCG<1	1:0>						0000 0000 0000 0000
DCISTAT	0286	_	_	_	_	SLOT3	SLOT2	SLOT1	SLOT0	_	_	-	—	ROV	RFUL	TUNF	TMPTY	0000 0000 0000 0000
TSCON	0288	TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8	TSE7	TSE6	TSE5	TSE4	TSE3	TSE2	TSE1	TSE0	0000 0000 0000 0000
RSCON	028C	RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8	RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0	0000 0000 0000 0000
RXBUF0	0290							Receive E	Buffer #0 D	ata Regis	ster							0000 0000 0000 0000
RXBUF1	0292							Receive E	Buffer #1 D	ata Regis	ster							0000 0000 0000 0000
RXBUF2	0294							Receive E	Buffer #2 D	ata Regis	ster							0000 0000 0000 0000
RXBUF3	0296							Receive E	Buffer #3 D	ata Regis	ster							0000 0000 0000 0000
TXBUF0	0298							Transmit E	Buffer #0 D	ata Regi	ster							0000 0000 0000 0000
TXBUF1	029A							Transmit E	Buffer #1 D	ata Regi	ster							0000 0000 0000 0000
TXBUF2	029C							Transmit I	Buffer #2 D	ata Regi	ster							0000 0000 0000 0000
TXBUF3	029E							Transmit I	Buffer #3 D	ata Regi	ster							0000 0000 0000 0000

 Legend:
 — = unimplemented, read as '0'.

 Note
 1:
 Refer to the "dsPIC33F Family Reference Manual" for descriptions of register bit fields.

TABLE 4-25: PORTA REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA15	TRISA14	TRISA13	TRISA12	_	TRISA10	TRISA9	—	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	F6FF
PORTA	02C2	RA15	RA14	RA13	RA12	_	RA10	RA9	_	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX
LATA	02C4	LATA15	LATA14	LATA13	LATA12	_	LATA10	LATA9	_	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA ⁽²⁾	06C0	ODCA15	ODCA14		_	_	_	_	_	_	_	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. Legend:

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-26: PORTB REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C6	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02C8	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CA	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 6**. "Interrupts" (DS70184) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXGPX06/X08/X10 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJXXXGPX06/X08/X10 CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

dsPIC33FJXXXGPX06/X08/X10 devices implement up to 67 unique interrupts and 5 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJXXXGPX06/X08/X10 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC5IP<2:0>		—		IC4IP<2:0>	
oit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC3IP<2:0>		_		DMA3IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable b	pit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '0)'				
bit 14-12		Input Capture C			its		
	•	upt is priority 7 (h	lignest priorit	ly interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 11		nted: Read as '0					
oit 10-8	-	Input Capture C		errupt Prioritv b	its		
		upt is priority 7 (h					
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is disa	abled				
bit 7	Unimpleme	nted: Read as '0)'				
bit 6-4		Input Capture C			its		
	111 = Interr	upt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 3	Unimpleme	nted: Read as 'o)'				
bit 2-0	DMA3IP<2:	0>: DMA Channe	el 3 Data Tra	nsfer Complete	Interrupt Price	rity bits	
	111 = Interr	upt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interr						

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		T8IP<2:0>		_		MI2C2IP<2:0>				
bit 15	·			·			bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		SI2C2IP<2:0>				T7IP<2:0>				
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	Unimplem	ented: Read as 'o)'							
bit 14-12		: Timer8 Interrupt	5							
	111 = Inte	rrupt is priority 7 (I	nighest priori	ity interrupt)						
	•									
	•									
		rrupt is priority 1								
		rrupt source is disa								
bit 11	-	Unimplemented: Read as '0'								
bit 10-8	MI2C2IP<2:0>: I2C2 Master Events Interrupt Priority bits									
	111 = Inte	rrupt is priority 7 (I	nighest priori	ity interrupt)						
	•									
		rrupt is priority 1								
		rrupt source is disa								
bit 7	-	ented: Read as 'o								
bit 6-4		SI2C2IP<2:0>: I2C2 Slave Events Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)								
	111 = Inte	rrupt is priority 7 (r	highest priori	ity interrupt)						
	•									
	•									
		rrupt is priority 1								
L:1 0		rrupt source is disa								
bit 3	Unimplemented: Read as '0'									
bit 2-0		: Timer7 Interrupt		ity interrupt)						
	⊥⊥⊥ = inte •	rrupt is priority 7 (ł	lignest prior	ity interrupt)						
	•									
	•									
		rrupt is priority 1	ablad							
	000 = Inte	rrupt source is disa	abled							

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator

bit 0 OSWEN: Oscillator Switch Enable bit

- 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
- 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to **Section 7. "Oscillator"** (DS70186) in the *"dsPIC33F Family Reference Manual"* (available from the Microchip website) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

REGISTER 13-2: TyCON (T3CON, T5CON, T7CON OR T9CON) CONTROL REGISTER								
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
TON ⁽¹⁾		TSIDL ⁽²⁾	—	—	_	—	_	
bit 15		•					bit 8	
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	
—	TGATE ⁽¹⁾	TCKPS	<1:0> ⁽¹⁾	—	—	TCS ^(1,3)	—	
bit 7							bit (
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own	
bit 15	TON: Timery	On bit ⁽¹⁾						
	1 = Starts 16-							
	0 = Stops 16-	•	_					
bit 14	-	ted: Read as '						
bit 13	•	n Idle Mode bit						
		ue module ope module operat		device enters Id ode	le mode			
bit 12-7	Unimplemen	ted: Read as '	0'					
bit 6	TGATE: Time	ry Gated Time	Accumulatio	n Enable bit ⁽¹⁾				
	When TCS = This bit is igno							
		<u>o:</u> e accumulatior e accumulatior						
bit 5-4				ale Select bits ⁽¹⁾				
	11 = 1:256	. millere input						
	10 = 1:64							
	01 = 1:8							
	00 = 1:1							
bit 3-2	-	Unimplemented: Read as '0' TCS: Timery Clock Source Select bit ^(1,3)						
bit 1				riging odes)				
	1 = External c 0 = Internal cl	lock from pin ∃ ock (Fc⋎)	IYON (ON THE	nsing eage)				
	Unimplemen							

- 2: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.
- 3: The TyCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

functions are set through T2CON.

REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	 BRGH: High Baud Rate Enable bit 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	<pre>PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity</pre>
bit 0	STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 19-1: CICTRL1: ECAN™ CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0		
	—	CSIDL	ABAT			REQOP<2:0>			
bit 15							bit 8		
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0		
	OPMODE<2:0>		_	CANCAP		_	WIN		
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	r = Bit is Rese	erved		
bit 15-14	Unimplemen	ted: Read as '	0'						
bit 13	CSIDL: Stop	in Idle Mode b	oit						
	1 = Discontinu	ue module ope	ration when d	evice enters Id	lle mode				
	0 = Continue	module operat	ion in Idle mo	de					
bit 12	ABAT: Abort	-							
	Signal all tran are aborted	smit buffers to	abort transmi	ssion. Module	will clear this bi	t when all trans	missions		
oit 11	Reserved: Do	o not use							
bit 10-8	REQOP<2:0>	Request Op	eration Mode	bits					
	000 = Set No	rmal Operation	n mode						
	001 = Set Disable mode 010 = Set Loopback mode								
		ten Only Mode	1						
		nfiguration mo							
		ed - do not us							
		ed - do not us							
6:4 7 F		ten All Messag							
bit 7-5		is in Normal (10					
		is in Normal	•	le					
	010 = Module	is in Loopbac	k mode						
		is in Listen O							
	100 = Module 101 = Reserv	e is in Configur ed	ation mode						
	110 = Reserv								
	111 = Module	is in Listen A	I Messages m	ode					
bit 4	Unimplemen	ted: Read as '	0'						
bit 3	CANCAP: C	AN Message F	Receive Timer	Capture Event	t Enable bit				
	1 = Enable in 0 = Disable C		sed on CAN n	nessage receiv	/e				
bit 2-1		ted: Read as '	0'						
bit 0	WIN: SFR M								
	1 = Use filter	•	-						
	0 = Use buffe								

REGISTER 19-13: CiBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F7BP<3:0>				F6BP<3:0>				
bit 15				•			bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F5BP<3:0>				F4BP<3:0>				
bit 7							bit 0	

Legend:			
R = Readable bit W = Writable bit		U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F7BP<3:0>: RX Buffer Written when Filter 7 Hits bits
bit 11-8	F6BP<3:0>: RX Buffer Written when Filter 6 Hits bits
bit 7-4	F5BP<3:0>: RX Buffer Written when Filter 5 Hits bits
bit 3-0	F4BP<3:0>: RX Buffer Written when Filter 4 Hits bits

REGISTER 19-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F11BP<3:0>				F10BP<3:0>				
bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F9BP<3:0>				F8BP<3:0>			
bit 7				•			bit 0

Legend:			
R = Readable bit W = Writable bit		U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 11-8 F10BP<3:0>: RX Buffer Written when Filter 10 Hits bits

bit 7-4 **F9BP<3:0>:** RX Buffer Written when Filter 9 Hits bits

bit 3-0 F8BP<3:0>: RX Buffer Written when Filter 8 Hits bits

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPR	<1:0>		
bit 15							bit		
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	RI<1:0>		
bit 7							bit		
Legend:									
R = Readable bit		W = Writable bit		U = Unimpler	mented bit, read	l as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown			
bit 6	 1 = Buffer TRBn is a transmit buffer 0 = Buffer TRBn is a receive buffer TXABTm: Message Aborted bit⁽¹⁾ 1 = Message was aborted 								
bit 5	 0 = Message completed transmission successfully TXLARBm: Message Lost Arbitration bit⁽¹⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 								
bit 4	 TXERRm: Error Detected During Transmission bit⁽¹⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 								
bit 3	TXREQm: Message Send Request bit Setting this bit to '1' requests sending a message. The bit will automatically clear when the message is successfully sent. Clearing the bit to '0' while set will request a message abort.								
bit 2	RTRENm: Auto-Remote Transmit Enable bit								
		emote transmit emote transmit							
bit 1-0	TXmPRI<1:0>: Message Transmission Priority bits								
		message priori ermediate mes							

Note 1: This bit is cleared when TXREQ is set.

21.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXGPX06/X08/X10 devices have up to 32 ADC input channels. These devices also have up to 2 ADC modules (ADCx, where 'x' = 1 or 2), each with its own set of Special Function Registers.

The AD12B bit (ADxCON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

21.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- · Conversion speeds of up to 1.1 Msps
- · Up to 32 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- · Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 32 analog input pins, designated AN0 through AN31. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other

analog input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

A block diagram of the ADC is shown in Figure 21-1.

21.2 ADC Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (ADxCON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (ADxCON3<7:0>)
 - d) Determine how many S/H channels will be used (ADxCON2<9:8> and ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (ADxCON1<7:5> and ADxCON3<12:8>)
 - f) Select how conversion results are presented in the buffer (ADxCON1<9:8>)
 - g) Turn on ADC module (ADxCON1<15>)
 - Configure ADC interrupt (if required):
 - a) Clear the ADxIF bit
 - b) Select ADC interrupt priority

21.3 ADC and DMA


2.

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. Both ADC1 and ADC2 can trigger a DMA data transfer. If ADC1 or ADC2 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF or AD2IF bit gets set as a result of an ADC1 or ADC2 sample conversion sequence.

The SMPI<3:0> bits (ADxCON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (ADxCON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.







AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions
DO31	TIOR	Port Output Rise Time		_	10	25	ns	_
DO32	TIOF	Port Output Fall Time			10	25	ns	_
DI35	TINP	INTx Pin High or Low Time (output)		20	_	_	ns	—
DI40	Trbp	CNx High or Low Time (input)		2		_	TCY	—

TABLE 25-20: I/O TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.








80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIM	ETERS		
Dimensior	MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 8.0 "Oscillator Configuration"	Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock sources".
	Added the center frequency in the OSCTUN register for the FRC Tuning bits (TUN<5:0>) value 011111 and updated the center frequency for bits value 011110 (Register 8-4).
Section 15.0 "Serial Peripheral Interface (SPI)"	Removed redundant information, which is now available in the related section in the <i>dsPIC33F Family Reference Manual</i> , while retaining the SPI Module Block Diagram (Figure 15-1).
Section 16.0 "Inter-Integrated Circuit™ (I ² C™)"	Removed sections 16.3 through 16.13, while retaining the I^2 C Block Diagram (Figure 16-1) (redundant information, which is now available in the related section in the <i>dsPIC33F Family Reference Manual</i>).
Section 17.0 "Universal Asynchronous Receiver Transmitter (UART)"	Removed sections 17.1 through 17.7 (redundant information, which is now available in the related section in the <i>dsPIC33F Family Reference Manual</i>).
Section 18.0 "Enhanced CAN (ECAN™) Module"	Removed sections 18.4 through 18.6 (redundant information, which is now available in the related section in the <i>dsPIC33F Family Reference Manual</i>).
	Updated Baud Rate Prescaler (BRP<5:0>) bit values in the CiCFG1 register (Register 18-9).
	Changed default bit value from '0' to '1' for bits 6 through 15 (FLTEN6-FLTEN15) in the CiFEN1 register (Register 18-11).
Section 19.0 "Data Converter Interface (DCI) Module"	Removed sections 19.3 through 19.7 (redundant information, which is now available in the related section in the <i>dsPIC33F Family Reference Manual</i>).
Section 20.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Removed Equation 20-1 (ADC Conversion Clock Period) and Figure 20-3 (ADC Transfer Function (10-Bit Example).
	Updated AN14 and AN15 ADC values in the ADC2 Module Block Diagram (FIGURE 20-2: "ADC2 Module Block Diagram ⁽¹⁾ ").
	Added Note 2 to ADC Conversion Clock Period Block Diagram (Figure 20-3).
	Updated ADC Conversion Clock Select bits in the ADxCON3 register from ADCS< 5 :0> to ADCS< 7 :0>. Any references to these bits have also been updated throughout this data sheet (Register 20-3).
	Added Note to ADxCHS0 register (Register 21-6).
Section 21.0 "Special Features"	Updated address 0xF8000E in the Device Configuration Register Map (Table 21-1).
	Added FICD register content (BKBUG, COE, JTAGEN and ICS<1:0>) to the dsPIC33F Configuration Bits Description and removed the last two rows (Table 21-2).
	Added a Note after the second paragraph in Section 21.2 "On-Chip Voltage Regulator".