

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	87
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.85V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	112-LFBGA
Supplier Device Package	112-BGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32gg990f1024-bga112t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.1.27 Operational Amplifier (OPAMP)

The EFM32GG990 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

## 2.1.28 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE<sup>TM</sup>), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

## 2.1.29 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EFM32GG990 to keep track of time and retain data, even if the main power source should drain out.

## 2.1.30 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

## 2.1.31 General Purpose Input/Output (GPIO)

In the EFM32GG990, there are 86 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

# 2.1.32 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to 8x34 segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

# **2.2 Configuration Summary**

The features of the EFM32GG990 is a subset of the feature set described in the EFM32GG Reference Manual. Table 2.1 (p. 8) describes device specific implementation of the features.



#### Figure 3.5. Typical High-Level Output Current, 2V Supply Voltage



GPIO\_Px\_CTRL DRIVEMODE = STANDARD





#### Figure 3.6. Typical Low-Level Output Current, 3V Supply Voltage



GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = STANDARD





GPIO\_Px\_CTRL DRIVEMODE = HIGH



#### Figure 3.7. Typical High-Level Output Current, 3V Supply Voltage



GPIO\_Px\_CTRL DRIVEMODE = STANDARD

GPIO\_Px\_CTRL DRIVEMODE = HIGH



#### Figure 3.8. Typical Low-Level Output Current, 3.8V Supply Voltage



GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = STANDARD



GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = HIGH

# 3.9 Oscillators

## 3.9.1 LFXO

#### Table 3.8. LFXO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>LFXO</sub>	Supported nominal crystal frequency			32.768		kHz
ESR <sub>LFXO</sub>	Supported crystal equivalent series re- sistance (ESR)			30	120	kOhm
C <sub>LFXOL</sub>	Supported crystal external load range		X <sup>1</sup>		25	pF
DC <sub>LFXO</sub>	Duty cycle		48	50	53.5	%
I <sub>LFXO</sub>	Current consump- tion for core and buffer after startup.	ESR=30 kOhm, C <sub>L</sub> =10 pF, LFXOBOOST in CMU_CTRL is 1		190		nA
t <sub>LFXO</sub>	Start- up time.	ESR=30 kOhm, C <sub>L</sub> =10 pF, 40% - 60% duty cycle has been reached, LFXOBOOST in CMU_CTRL is 1		400		ms

<sup>1</sup>See Minimum Load Capacitance (C<sub>LFXOL</sub>) Requirement For Safe Crystal Startup in energyAware Designer in Simplicity Studio

For safe startup of a given crystal, the Configurator tool in Simplicity Studio contains a tool to help users configure both load capacitance and software settings for using the LFXO. For details regarding the crystal configuration, the reader is referred to application note "AN0016 EFM32 Oscillator Design Consideration".

## 3.9.2 HFXO

#### Table 3.9. HFXO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>HFXO</sub>	Supported nominal crystal Frequency		4		48	MHz
	Supported crystal	Crystal frequency 48 MHz			50	Ohm
ESR <sub>HFXO</sub>	equivalent series re-	Crystal frequency 32 MHz		30	60	Ohm
	SISTAILLE (ESK)	Crystal frequency 4 MHz		400	1500	Ohm
9 <sub>mHFXO</sub>	The transconduc- tance of the HFXO input transistor at crystal startup	HFXOBOOST in CMU_CTRL equals 0b11	20			mS
C <sub>HFXOL</sub>	Supported crystal external load range		5		25	pF
	Current consump- tion for HFXO after startup	4 MHz: ESR=400 Ohm, C <sub>L</sub> =20 pF, HFXOBOOST in CMU_CTRL equals 0b11		85		μA
IHFXO		32 MHz: ESR=30 Ohm, C <sub>L</sub> =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		165		μA
t <sub>HFXO</sub>	Startup time	32 MHz: ESR=30 Ohm, C <sub>L</sub> =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		400		μs

### 3.9.3 LFRCO

#### Table 3.10. LFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>LFRCO</sub>	Oscillation frequen- cy , $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		31.29	32.768	34.28	kHz
t <sub>LFRCO</sub>	Startup time not in- cluding software calibration			150		μs
I <sub>LFRCO</sub>	Current consump- tion			300	900	nA
TUNESTEP <sub>L</sub> . FRCO	Frequency step for LSB change in TUNING value			1.5		%

Figure 3.10. Calibrated LFRCO Frequency vs Temperature and Supply Voltage





## 3.9.4 HFRCO

#### Table 3.11. HFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		28 MHz frequency band	27.5	28.0	28.5	MHz
		21 MHz frequency band	20.6	21.0	21.4	MHz
f	Oscillation frequen-	14 MHz frequency band	13.7	14.0	14.3	MHz
THFRCO	T <sub>AMB</sub> =25°C	11 MHz frequency band	10.8	11.0	11.2	MHz
		7 MHz frequency band	6.48 <sup>1</sup>	6.60 <sup>1</sup>	6.72 <sup>1</sup>	MHz
		1 MHz frequency band	1.15 <sup>2</sup>	1.20 <sup>2</sup>	1.25 <sup>2</sup>	MHz
t <sub>HFRCO_settling</sub>	Settling time after start-up	f <sub>HFRCO</sub> = 14 MHz		0.6		Cycles
	Settling time after band switch			25		Cycles

## 3.9.6 ULFRCO

#### Table 3.13. ULFRCO

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
f <sub>ULFRCO</sub>	Oscillation frequen- cy	25°C, 3V	0.70		1.75	kHz
TC <sub>ULFRCO</sub>	Temperature coeffi- cient			0.05		%/°C
VC <sub>ULFRCO</sub>	Supply voltage co- efficient			-18.2		%/V

# 3.10 Analog Digital Converter (ADC)

#### Table 3.14. ADC

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		Single ended	0		V <sub>REF</sub>	V
VADCIN	input voltage range	Differential	-V <sub>REF</sub> /2		V <sub>REF</sub> /2	V
V <sub>ADCREFIN</sub>	Input range of exter- nal reference volt- age, single ended and differential		1.25		V <sub>DD</sub>	V
V <sub>ADCREFIN_CH7</sub>	Input range of ex- ternal negative ref- erence voltage on channel 7	See V <sub>ADCREFIN</sub>	0		V <sub>DD</sub> - 1.1	V
VADCREFIN_CH6	Input range of ex- ternal positive ref- erence voltage on channel 6	See V <sub>ADCREFIN</sub>	0.625		V <sub>DD</sub>	V
V <sub>ADCCMIN</sub>	Common mode in- put range		0		V <sub>DD</sub>	V
	Input current	2pF sampling capacitors		<100		nA
CMRR <sub>ADC</sub>	Analog input com- mon mode rejection ratio			65		dB
		1 MSamples/s, 12 bit, external reference		351		μΑ
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b00		67		μA
I <sub>ADC</sub>	Average active cur- rent	10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b01		63		μA
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b10		64		μA
I <sub>ADCREF</sub>	Current consump- tion of internal volt- age reference	Internal voltage reference		65		μΑ



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, Unity Gain		13	17	μA
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		101		dB
G <sub>OL</sub>	Open Loop Gain	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		98		dB
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		91		dB
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		6.1		MHz
GBW <sub>OPAMP</sub>	Gain Bandwidth Product	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		1.8		MHz
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.25		MHz
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, CL=75 pF		64		0
PM <sub>OPAMP</sub>	Phase Margin	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, CL=75 pF		58		o
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, C <sub>L</sub> =75 pF		58		o
R <sub>INPUT</sub>	Input Resistance			100		Mohm
R <sub>LOAD</sub>	Load Resistance		200			Ohm
I <sub>LOAD_DC</sub>	DC Load Current				11	mA
V		OPAxHCMDIS=0	V <sub>SS</sub>		V <sub>DD</sub>	V
VINPU1	input voltage	OPAxHCMDIS=1	V <sub>SS</sub>		V <sub>DD</sub> -1.2	V
V <sub>OUTPUT</sub>	Output Voltage		V <sub>SS</sub>		V <sub>DD</sub>	V
Maria	Input Offeet Veltage	Unity Gain, V <sub>SS</sub> <v<sub>in<v<sub>DD, OPAxHCMDIS=0</v<sub></v<sub>	-13	0	11	mV
VOFFSET	input Onset Voltage	Unity Gain, V <sub>SS</sub> <v<sub>in<v<sub>DD-1.2, OPAxHCMDIS=1</v<sub></v<sub>		1		mV
V <sub>OFFSET_DRIFT</sub>	Input Offset Voltage Drift				0.02	mV/°C
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		3.2		V/µs
SR <sub>OPAMP</sub>	Slew Rate	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		0.8		V/µs
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.1		V/µs
N		V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=0</f<10>		101		μV <sub>RMS</sub>
N <sub>OPAMP</sub>	Voltage Noise	V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=1</f<10>		141		μV <sub>RMS</sub>



**EFM<sup>®</sup>32** 



Figure 3.28. OPAMP Voltage Noise Spectral Density (Unity Gain) Vout=1V



Figure 3.29. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)



# 3.13 Analog Comparator (ACMP)

#### Table 3.17. ACMP

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>ACMPIN</sub>	Input voltage range		0		V <sub>DD</sub>	V
V <sub>ACMPCM</sub>	ACMP Common Mode voltage range		0		V <sub>DD</sub>	V
		BIASPROG=0b0000, FULL- BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register		0.1	0.6	μA
I <sub>ACMP</sub>	Active current	BIASPROG=0b1111, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register		2.87	12	μA
		BIASPROG=0b1111, FULL- BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register		250	520	μA
I <sub>ACMPREF</sub>	Current consump- tion of internal volt-	Internal voltage reference off. Using external voltage refer- ence		0		μA
	agereierence	Internal voltage reference		5		μA
VACMPOFFSET	Offset voltage	BIASPROG= 0b1010, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register	-12	0	12	mV
V <sub>ACMPHYST</sub>	ACMP hysteresis	Programmable		17		mV
		CSRESSEL=0b00 in ACMPn_INPUTSEL		43		kOhm
Decement	Capacitive Sense	CSRESSEL=0b01 in ACMPn_INPUTSEL		78		kOhm
RCSRES	Internal Resistance	CSRESSEL=0b10 in ACMPn_INPUTSEL		111		kOhm
		CSRESSEL=0b11 in ACMPn_INPUTSEL		145		kOhm
t <sub>ACMPSTART</sub>	Startup time				10	μs

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 43).  $I_{ACMPREF}$  is zero if an external voltage reference is used.

#### **Total ACMP Active Current**

 $I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}$ 

(3.1)

# 3.14 Voltage Comparator (VCMP)

#### Table 3.18. VCMP

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
V <sub>VCMPIN</sub>	Input voltage range			V <sub>DD</sub>		V
V <sub>VCMPCM</sub>	VCMP Common Mode voltage range			V <sub>DD</sub>		V
IVCMP	Active current	BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.3	0.6	μA
		BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		22	30	μA
t <sub>VCMPREF</sub>	Startup time refer- ence generator	NORMAL		10		μs
	Offect voltage	Single ended	-230	-40	190	mV
VCMPOFFSET	Unset voltage	Differential		10		mV
V <sub>VCMPHYST</sub>	VCMP hysteresis			40		mV
t <sub>VCMPSTART</sub>	Startup time				10	μs

The  $V_{DD}$  trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:

#### VCMP Trigger Level as a Function of Level Setting

V<sub>DD Trigger Level</sub>=1.667V+0.034 ×TRIGLEVEL

(3.2)

## 3.15 EBI

#### Figure 3.31. EBI Write Enable Timing





#### Table 3.19. EBI Write Enable Timing

Symbol	Parameter	Min	Тур	Мах	Unit
t <sub>OH_WEn 1234</sub>	Output hold time, from trailing EBI_WEn/ EBI_NANDWEn edge to EBI_AD, EBI_A, EBI_CSn, EBI_BLn invalid	-6.00 + (WRHOLD * <sup>t</sup> hfcoreclk)			ns
t <sub>OSU_WEn 12345</sub>	Output setup time, from EBI_AD, EBI_A, EBI_CSn, EBI_BLn valid to leading EBI_WEn/ EBI_NANDWEn edge	-14.00 + (WRSETUP * t <sub>HFCORECLK</sub> )			ns
t <sub>WIDTH_WEn</sub> <sup>12345</sup>	EBI_WEn/EBI_NANDWEn pulse width	-7.00 + ((WRSTRB +1) * t <sub>HFCORECLK</sub> )			ns

<sup>1</sup>Applies for all addressing modes (figure only shows D16 addressing mode)

<sup>2</sup>Applies for both EBI\_WEn and EBI\_NANWEn (figure only shows EBI\_WEn)

<sup>3</sup>Applies for all polarities (figure only shows active low signals)

 $^4\text{Measurement}$  done at 10% and 90% of  $\text{V}_\text{DD}$  (figure shows 50% of  $_\text{VDD})$ 

<sup>5</sup> The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFWE=0. The leading edge of EBI\_WEn can be moved to the right by setting HALFWE=1. This decreases the length of  $t_{WIDTH_WEn}$  and increases the length of  $t_{OSU_WEn}$  by 1/2 \*  $t_{HFCLKNODIV}$ .

#### Figure 3.32. EBI Address Latch Enable Related Output Timing



#### Table 3.20. EBI Address Latch Enable Related Output Timing

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>OH_ALEn</sub> <sup>1234</sup>	Output hold time, from trailing EBI_ALE edge to EBI_AD invalid	-6.00 + (AD- DRHOLD <sup>5</sup> * t <sub>HFCORE-</sub> CLK)			ns
t <sub>OSU_ALEn 124</sub>	Output setup time, from EBI_AD valid to leading EBI_ALE edge	-13.00 + (0 * t <sub>HFCORE-</sub> <sub>CLK</sub> )			ns
twidth_ALEn <sup>1234</sup>	EBI_ALEn pulse width	-7.00 + (ADDRSET- UP+1) * t <sub>HFCORECLK</sub> )			ns

<sup>1</sup>Applies to addressing modes D8A24ALE and D16A16ALE (figure only shows D16A16ALE)

<sup>2</sup>Applies for all polarities (figure only shows active low signals)

 $^3$  The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFALE=0. The trailing edge of EBI\_ALE can be moved to the left by setting HALFALE=1. This decreases the length of t\_{WIDTH\_ALEn} and increases the length of tOH\_ALEn by t\_{HFCORECLK} - 1/2 \* t\_{HFCLKNODIV}.

 $^4$ Measurement done at 10% and 90% of V\_DD (figure shows 50% of  $_{\text{VDD}})$ 

<sup>5</sup>Figure only shows a write operation. For a multiplexed read operation the address hold time is controlled via the RDSETUP state instead of via the ADDRHOLD state.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>TIMER</sub>	TIMER current	TIMER_0 idle current, clock enabled		6.9		µA/ MHz
I <sub>LETIMER</sub>	LETIMER current	LETIMER idle current, clock enabled		119		nA
I <sub>PCNT</sub>	PCNT current	PCNT idle current, clock en- abled		54		nA
I <sub>RTC</sub>	RTC current	RTC idle current, clock enabled		54		nA
I <sub>LCD</sub>	LCD current	LCD idle current, clock enabled		68		nA
I <sub>AES</sub>	AES current	AES idle current, clock enabled		3.2		μΑ/ MHz
I <sub>GPIO</sub>	GPIO current	GPIO idle current, clock en- abled		3.7		µA/ MHz
I <sub>EBI</sub>	EBI current	EBI idle current, clock enabled		11.8		μΑ/ MHz
I <sub>PRS</sub>	PRS current	PRS idle current		3.5		μΑ/ MHz
I <sub>DMA</sub>	DMA current	Clock enable		11.0		μΑ/ MHz



В	GA112 Pin# and Name	Pin Alternate Functionality / Description						
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other		
					LEU1_RX #0	ETM_TD0 #2		
H1	PC0	ACMP0_CH0 DAC0_OUT0ALT #0/ OPAMP_OUT0ALT	EBI_A23 #0/1/2	TIM0_CC1 #4 PCNT0_S0IN #2	US0_TX #5 US1_TX #0 I2C0_SDA #4	LES_CH0 #0 PRS_CH2 #0		
H2	PC2	ACMP0_CH2 DAC0_OUT0ALT #2/ OPAMP_OUT0ALT	EBI_A25 #0/1/2	TIM0_CDTI0 #4	US2_TX #0	LES_CH2 #0		
H3	PD14				I2C0_SDA #3			
H4	PA7	LCD_SEG35	EBI_CSTFT #0/1/2					
H5	PA8	LCD_SEG36	EBI_DCLK #0/1/2	TIM2_CC0 #0				
H6	VSS	Ground.	I I		<u> </u>			
H7	IOVDD_3	Digital IO power supply 3.						
H8	PD8	BU_VIN				CMU_CLK1 #1		
Н9	PD5	ADC0_CH5			LEU0 RX #0	ETM TD3 #0/2		
		OPAMP_OUT2 #0						
H10	PD6	ADC0_CH6 OPAMP_P1		LETIM0_OUT0 #0 TIM1_CC0 #4 PCNT0_S0IN #3	US1_RX #2 I2C0_SDA #1	LES_ALTEX0 #0 ACMP0_O #2 ETM_TD0 #0		
H11	PD7	ADC0_CH7 OPAMP_N1		LETIM0_OUT1 #0 TIM1_CC1 #4 PCNT0_S1IN #3	US1_TX #2 I2C0_SCL #1	CMU_CLK0 #2 LES_ALTEX1 #0 ACMP1_O #2 ETM_TCLK #0		
J1	PC1	ACMP0_CH1 DAC0_OUT0ALT #1/ OPAMP_OUT0ALT	EBI_A24 #0/1/2	TIM0_CC2 #4 PCNT0_S1IN #2	US0_RX #5 US1_RX #0 I2C0_SCL #4	LES_CH1 #0 PRS_CH3 #0		
J2	PC3	ACMP0_CH3 DAC0_OUT0ALT #3/ OPAMP_OUT0ALT	EBI_NANDREn #0/1/2	TIM0_CDTI1 #4	US2_RX #0	LES_CH3 #0		
J3	PD15				I2C0_SCL #3			
J4	PA12	LCD_BCAP_P	EBI_A00 #0/1/2	TIM2_CC0 #1				
J5	PA9	LCD_SEG37	EBI_DTEN #0/1/2	TIM2_CC1 #0				
J6	PA10	LCD_SEG38	EBI_VSNC #0/1/2	TIM2_CC2 #0				
J7	PB9		EBI_A03 #0/1/2		U1_TX #2			
J8	PB10		EBI_A04 #0/1/2		U1_RX #2			
J9	PD2	ADC0_CH2	EBI_A27 #0/1/2	TIM0_CC1 #3	USB_DMPU #0 US1_CLK #1	DBG_SWO #3		
J10	PD3	ADC0_CH3 OPAMP_N2		TIM0_CC2 #3	US1_CS #1	ETM_TD1 #0/2		
J11	PD4	ADC0_CH4 OPAMP_P2			LEU0_TX #0	ETM_TD2 #0/2		
К1	PB7	LFXTAL_P		TIM1_CC0 #3	US0_TX #4 US1_CLK #0			
К2	PC4	ACMP0_CH4 OPAMP_P0	EBI_A26 #0/1/2	TIM0_CDTI2 #4 LETIM0_OUT0 #3 PCNT1_S0IN #0	US2_CLK #0 I2C1_SDA #0	LES_CH4 #0		
К3	PA13	LCD_BCAP_N	EBI_A01 #0/1/2	TIM2_CC1 #1				
K4	VSS	Ground.	· I					
K5	PA11	LCD_SEG39	EBI_HSNC #0/1/2					
K6	RESETn	Reset input, active low.	ıl		1			



В	GA112 Pin# and Name	Pin Alternate Functionality / Description										
Pin#	Pin Name	Analog	EBI	Timers	Communication	Other						
		To apply an external reset that reset is released.	t source to this pin, it is re	quired to only drive this pin	low during reset, and let th	e internal pull-up ensure						
K7	AVSS_1	Analog ground 1.	nalog ground 1.									
K8	AVDD_2	Analog power supply 2.										
K9	AVDD_1	Analog power supply 1.										
K10	AVSS_0	Analog ground 0.										
K11	PD1	ADC0_CH1 DAC0_OUT1ALT #4/ OPAMP_OUT1ALT		TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1	DBG_SWO #2						
L1	PB8	LFXTAL_N		TIM1_CC1 #3	US0_RX #4 US1_CS #0							
L2	PC5	ACMP0_CH5 OPAMP_N0	EBI_NANDWEn #0/1/2	LETIM0_OUT1 #3 PCNT1_S1IN #0	US2_CS #0 I2C1_SCL #0	LES_CH5 #0						
L3	PA14	LCD_BEXT	EBI_A02 #0/1/2	TIM2_CC2 #1								
L4	IOVDD_1	Digital IO power supply 1.										
L5	PB11	DAC0_OUT0 / OPAMP_OUT0		LETIM0_OUT0 #1 TIM1_CC2 #3	I2C1_SDA #1							
L6	PB12	DAC0_OUT1 / OPAMP_OUT1		LETIM0_OUT1 #1	I2C1_SCL #1							
L7	AVSS_2	Analog ground 2.										
L8	PB13	HFXTAL_P			US0_CLK #4/5 LEU0_TX #1							
L9	PB14	HFXTAL_N			US0_CS #4/5 LEU0_RX #1							
L10	AVDD_0	Analog power supply 0.										
L11	PD0	ADC0_CH0 DAC0_OUT0ALT #4/ OPAMP_OUT0ALT OPAMP_OUT2 #1		PCNT2_S0IN #0	US1_TX #1							

# **4.2 Alternate Functionality Pinout**

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in Table 4.2 (p. 58). The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

#### Note

Some functionality, such as analog interfaces, do not have alternate settings or a LOCA-TION bitfield. In these cases, the pinout is shown in the column corresponding to LOCA-TION 0.

Table 4.2.	Alternate	functionality	overview
------------	-----------	---------------	----------

Alternate	LOCATION							
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_CH2	PC2							Analog comparator ACMP0, channel 2.
ACMP0_CH3	PC3							Analog comparator ACMP0, channel 3.

58

## **EFM<sup>®</sup>32**

#### ...the world's most energy friendly microcontrollers

Alternate			LOC					
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH4	PC4							Analog comparator ACMP0, channel 4.
ACMP0_CH5	PC5							Analog comparator ACMP0, channel 5.
ACMP0_CH6	PC6							Analog comparator ACMP0, channel 6.
ACMP0_CH7	PC7							Analog comparator ACMP0, channel 7.
ACMP0_O	PE13	PE2	PD6					Analog comparator ACMP0, digital output.
ACMP1_CH0	PC8							Analog comparator ACMP1, channel 0.
ACMP1_CH1	PC9							Analog comparator ACMP1, channel 1.
ACMP1_CH2	PC10							Analog comparator ACMP1, channel 2.
ACMP1_CH3	PC11							Analog comparator ACMP1, channel 3.
ACMP1_O	PF2	PE3	PD7					Analog comparator ACMP1, digital output.
ADC0_CH0	PD0							Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PD1							Analog to digital converter ADC0, input channel number 1.
ADC0_CH2	PD2							Analog to digital converter ADC0, input channel number 2.
ADC0_CH3	PD3							Analog to digital converter ADC0, input channel number 3.
ADC0_CH4	PD4							Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11							Bootloader RX.
BOOT_TX	PE10							Bootloader TX.
BU_STAT	PE3							Backup Power Domain status, whether or not the system is in backup mode
BU_VIN	PD8							Battery input for Backup Power Domain
BU_VOUT	PE2							Power output for Backup Power Domain
CMU_CLK0	PA2		PD7					Clock Management Unit, clock output number 0.
CMU_CLK1	PA1	PD8	PE12					Clock Management Unit, clock output number 1.
OPAMP_N0	PC5							Operational Amplifier 0 external negative input.
OPAMP_N1	PD7							Operational Amplifier 1 external negative input.
OPAMP_N2	PD3							Operational Amplifier 2 external negative input.
DAC0_OUT0 / OPAMP_OUT0	PB11							Digital to Analog Converter DAC0_OUT0 / OPAMP output channel number 0.
DAC0_OUT0ALT / OPAMP_OUT0ALT	PC0	PC1	PC2	PC3	PD0			Digital to Analog Converter DAC0_OUT0ALT / OPAMP alternative output for channel 0.
DAC0_OUT1 / OPAMP_OUT1	PB12							Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1.
DAC0_OUT1ALT / OPAMP_OUT1ALT					PD1			Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1.
OPAMP_OUT2	PD5	PD0						Operational Amplifier 2 output.
OPAMP_P0	PC4							Operational Amplifier 0 external positive input.
OPAMP_P1	PD6							Operational Amplifier 1 external positive input.
OPAMP_P2	PD4							Operational Amplifier 2 external positive input.
DBG_SWCLK	PF0	PF0	PF0	PF0				Debug-interface Serial Wire clock input. Note that this function is enabled to pin out of reset, and has a built-in pull down.
DBG_SWDIO	PF1	PF1	PF1	PF1				Debug-interface Serial Wire data input / output.



#### ...the world's most energy friendly microcontrollers

Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
LCD_SEG15	PA2							LCD segment line 15. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG16	PA3							LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4.
LCD_SEG17	PA4							LCD segment line 17. Segments 16, 17, 18 and 19 are controlled by SEGEN4.
LCD_SEG18	PA5							LCD segment line 18. Segments 16, 17, 18 and 19 are controlled by SEGEN4.
LCD_SEG19	PA6							LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4.
LCD_SEG20/ LCD_COM4	PB3							LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4
LCD_SEG21/ LCD_COM5	PB4							LCD segment line 21. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5
LCD_SEG22/ LCD_COM6	PB5							LCD segment line 22. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6
LCD_SEG23/ LCD_COM7	PB6							LCD segment line 23. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7
LCD_SEG24	PF6							LCD segment line 24. Segments 24, 25, 26 and 27 are controlled by SEGEN6.
LCD_SEG25	PF7							LCD segment line 25. Segments 24, 25, 26 and 27 are controlled by SEGEN6.
LCD_SEG26	PF8							LCD segment line 26. Segments 24, 25, 26 and 27 are controlled by SEGEN6.
LCD_SEG27	PF9							LCD segment line 27. Segments 24, 25, 26 and 27 are controlled by SEGEN6.
LCD_SEG28	PD9							LCD segment line 28. Segments 28, 29, 30 and 31 are controlled by SEGEN7.
LCD_SEG29	PD10							LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7.
LCD_SEG30	PD11							LCD segment line 30. Segments 28, 29, 30 and 31 are controlled by SEGEN7.
LCD_SEG31	PD12							LCD segment line 31. Segments 28, 29, 30 and 31 are controlled by SEGEN7.
LCD_SEG32	PB0							LCD segment line 32. Segments 32, 33, 34 and 35 are controlled by SEGEN8.
LCD_SEG33	PB1							LCD segment line 33. Segments 32, 33, 34 and 35 are controlled by SEGEN8.
LCD_SEG34	PB2							LCD segment line 34. Segments 32, 33, 34 and 35 are controlled by SEGEN8.
LCD_SEG35	PA7							LCD segment line 35. Segments 32, 33, 34 and 35 are controlled by SEGEN8.
LCD_SEG36	PA8							LCD segment line 36. Segments 36, 37, 38 and 39 are controlled by SEGEN9.
LCD_SEG37	PA9							LCD segment line 37. Segments 36, 37, 38 and 39 are controlled by SEGEN9.
LCD_SEG38	PA10							LCD segment line 38. Segments 36, 37, 38 and 39 are controlled by SEGEN9.
LCD_SEG39	PA11							LCD segment line 39. Segments 36, 37, 38 and 39 are controlled by SEGEN9.
LES_ALTEX0	PD6							LESENSE alternate exite output 0.
LES_ALTEX1	PD7							LESENSE alternate exite output 1.

# **7 Revision History**

# 7.1 Revision 1.40

March 21st, 2016

Added clarification on conditions for INL<sub>ADC</sub> and DNL<sub>ADC</sub> parameters.

Reduced maximum and typical current consumption for all EM0 entries except 48 MHz in the Current Consumption table in the Electrical Characteristics section.

Increased maximum specifications for EM2 current, EM3 current, and EM4 current in the Current Consumption table in the Electrical Characteristics section.

Increased typical specification for EM2 and EM3 current at 85 C in the Current Consumption table in the Electrical Characteristics section.

Added EM2, EM3, and EM4 current consumption vs. temperature graphs.

Added a new EM2 entry and specified the existing specification is for EM0 for the BOD threshold on falling external supply voltage in the Power Management table in the Electrical Characteristics section.

Reduced maximum input leakage current in the GPIO table in the Electrical Characteristics section.

Added a maximum current consumption specification to the LFRCO table in the Electrical Characteristics section.

Added maximum specifications for the active current including references for two channels to the DAC table in the Electrical Characteristics section.

Increased the maximum specification for DAC offset voltage in the DAC table in the Electrical Characteristics section.

Increased the typical specifications for active current with FULLBIAS=1 and capacitive sense internal resistance in the ACMP table in the Electrical Characteristics section.

Added minimum and maximum specifications and updated the typical value for the VCMP offset voltage in the VCMP table in the Electrical Characteristics section.

Removed the maximum specification and reduced the typical value for hysteresis in the VCMP table in the Electrical Characteristics section.

Updated all graphs in the Electrical Characteristics section to display data for 2.0 V as the minimum voltage.

# 7.2 Revision 1.30

May 23rd, 2014

Removed "preliminary" markings

Updated HFRCO figures.

Corrected single power supply voltage minimum value from 1.85V to 1.98V.

Updated Current Consumption information.

Updated Power Management information.



# List of Equations

3.1. Total ACMP Active Current	43
3.2. VCMP Trigger Level as a Function of Level Setting	45
3.3. Total LCD Current Based on Operational Mode and Internal Boost	49