

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	EBI/EMI, I ² C, IrDA, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	87
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.85V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	112-LFBGA
Supplier Device Package	112-BGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32gg990f512-bga112t

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.1.11 TFT Direct Drive

The EBI contains a TFT controller which can drive a TFT via a 565 RGB interface. The TFT controller supports programmable display and port sizes and offers accurate control of frequency and setup and hold timing. Direct Drive is supported for TFT displays which do not have their own frame buffer. In that case TFT Direct Drive can transfer data from either on-chip memory or from an external memory device to the TFT at low CPU load. Automatic alpha-blending and masking is also supported for transfers through the EBI interface.

2.1.12 Universal Serial Bus Controller (USB)

The USB is a full-speed USB 2.0 compliant OTG host/device controller. The USB can be used in Device, On-the-go (OTG) Dual Role Device or Host-only configuration. In OTG mode the USB supports both Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The device supports both full-speed (12MBit/s) and low speed (1.5MBit/s) operation. The USB device includes an internal dedicated Descriptor-Based Scatter/Gather DMA and supports up to 6 OUT endpoints and 6 IN endpoints, in addition to endpoint 0. The on-chip PHY includes all OTG features, except for the voltage booster for supplying 5V to VBUS when operating as host.

2.1.13 Inter-Integrated Circuit Interface (I2C)

The I^2C module provides an interface between the MCU and a serial I^2C -bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I^2C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

2.1.14 Universal Synchronous/Asynchronous Receiver/Transmitter (US-ART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

2.1.15 Pre-Programmed USB/UART Bootloader

The bootloader presented in application note AN0042 is pre-programmed in the device at factory. The bootloader enables users to program the EFM32 through a UART or a USB CDC class virtual UART without the need for a debugger. The autobaud feature, interface and commands are described further in the application note.

2.1.16 Universal Asynchronous Receiver/Transmitter (UART)


The Universal Asynchronous serial Receiver and Transmitter (UART) is a very flexible serial I/O module. It supports full- and half-duplex asynchronous UART communication.

2.1.17 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUARTTM, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

3.4.3 EM4 Current Consumption





3.5 Transition between Energy Modes

The transition times are measured from the trigger to the first clock edge in the CPU.

Table 3.4. Energy Modes Transitions

Symbol	Parameter	Min	Тур	Max	Unit
t _{EM10}	Transition time from EM1 to EM0		0		HF- CORE- CLK cycles
t _{EM20}	Transition time from EM2 to EM0		2		μs
t _{EM30}	Transition time from EM3 to EM0	2		μs	
t _{EM40}	Transition time from EM4 to EM0		163		μs

3.6 Power Management


The EFM32GG requires the AVDD_x, VDD_DREG and IOVDD_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".




Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		Sourcing 20 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.60V _{DD}			V
		Sourcing 20 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.80V _{DD}			V
		Sinking 0.1 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.20V _{DD}		V
		Sinking 0.1 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.10V _{DD}		V
		Sinking 1 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.10V _{DD}		V
View	Output low voltage (Production test condition = 3.0V,	Sinking 1 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.05V _{DD}		V
V _{IOOL}	DRIVEMODE = STANDARD)	Sinking 6 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.30V _{DD}	V
		Sinking 6 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.20V _{DD}	V
		Sinking 20 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.35V _{DD}	V
		Sinking 20 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.20V _{DD}	V
I _{IOLEAK}	Input leakage cur- rent	High Impedance IO connected to GROUND or V _{DD}		±0.1	±40	nA
R _{PU}	I/O pin pull-up resis- tor			40		kOhm
R _{PD}	I/O pin pull-down re- sistor			40		kOhm
R _{IOESD}	Internal ESD series resistor			200		Ohm
t _{IOGLITCH}	Pulse width of puls- es to be removed by the glitch sup- pression filter		10		50	ns
		GPIO_Px_CTRL DRIVEMODE = LOWEST and load capaci- tance C_L =12.5-25pF.	20+0.1C _L		250	ns
t _{IOOF}	Output fall time	GPIO_Px_CTRL DRIVEMODE = LOW and load capacitance C _L =350-600pF	20+0.1C _L		250	ns
V _{IOHYST}	I/O pin hysteresis (V _{IOTHR+} - V _{IOTHR-})	V _{DD} = 1.98 - 3.8 V	0.10V _{DD}			V




Figure 3.8. Typical Low-Level Output Current, 3.8V Supply Voltage




GPIO_Px_CTRL DRIVEMODE = LOWEST



GPIO_Px_CTRL DRIVEMODE = STANDARD



GPIO_Px_CTRL DRIVEMODE = LOW



GPIO_Px_CTRL DRIVEMODE = HIGH



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		f _{HFRCO} = 28 MHz		165	190	μA
		f _{HFRCO} = 21 MHz		134	155	μA
1	Current consump-	f _{HFRCO} = 14 MHz		106	120	μA
IHFRCO	tion (Production test condition = 14MHz)	f _{HFRCO} = 11 MHz		94	110	μA
		f _{HFRCO} = 6.6 MHz		77	90	μA
		f _{HFRCO} = 1.2 MHz		25	32	μA
TUNESTEP _{H-} FRCO	Frequency step for LSB change in TUNING value			0.3 ³		%

¹For devices with prod. rev. < 19, Typ = 7MHz and Min/Max values not applicable.

 2 For devices with prod. rev. < 19, Typ = 1MHz and Min/Max values not applicable.

³The TUNING field in the CMU_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

Figure 3.11. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature





Figure 3.12. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature









Figure 3.16. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature



3.9.5 AUXHFRCO

Table 3.12. AUXHFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		28 MHz frequency band	27.5	28.0	28.5	MHz
		21 MHz frequency band	20.6	21.0	21.4	MHz
£	Oscillation frequen-	14 MHz frequency band	13.7	14.0	14.3	MHz
[†] AUXHFRCO	cy, V _{DD} = 3.0 V, T _{AMB} =25°C	11 MHz frequency band	10.8	11.0	11.2	MHz
		7 MHz frequency band	6.48 ¹	6.60 ¹	6.72 ¹	MHz
		1 MHz frequency band	1.15 ²	1.20 ²	1.25 ²	MHz
t _{AUXHFRCO_settlir}	_g Settling time after start-up	f _{AUXHFRCO} = 14 MHz		0.6		Cycles
DC _{AUXHFRCO}	Duty cycle	f _{AUXHFRCO} = 14 MHz	48.5	50	51	%
TUNESTEP _{AU>} HFRCO	Frequency step for LSB change in TUNING value			0.3 ³		%

¹For devices with prod. rev. < 19, Typ = 7MHz and Min/Max values not applicable.

 2 For devices with prod. rev. < 19, Typ = 1MHz and Min/Max values not applicable.

³The TUNING field in the CMU_AUXHFRCOCTRL register may be used to adjust the AUXHFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the AUXHFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

EFM[®]32

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
C _{ADCIN}	Input capacitance			2		pF
R _{ADCIN}	Input ON resistance		1			MOhm
R _{ADCFILT}	Input RC filter resis- tance			10		kOhm
C _{ADCFILT}	Input RC filter/de- coupling capaci- tance			250		fF
f _{ADCCLK}	ADC Clock Fre- quency				13	MHz
		6 bit	7			ADC- CLK Cycles
t _{ADCCONV}	Conversion time	8 bit	11			ADC- CLK Cycles
		12 bit	13			ADC- CLK Cycles
t _{ADCACQ}	Acquisition time	Programmable	1		256	ADC- CLK Cycles
t _{ADCACQVDD3}	Required acquisi- tion time for VDD/3 reference		2			μs
	Startup time of ref- erence generator and ADC core in NORMAL mode			5		μs
t _{ADCSTART}	Startup time of ref- erence generator and ADC core in KEEPADCWARM mode			1		μs
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		59		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		1 MSamples/s, 12 bit, single ended, V _{DD} reference		65		dB
SNR _{ADC}	Signal to Noise Ra-	1 MSamples/s, 12 bit, differen- tial, internal 1.25V reference		60		dB
	tio (SNR)	1 MSamples/s, 12 bit, differen- tial, internal 2.5V reference		65		dB
		1 MSamples/s, 12 bit, differen- tial, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, V_{DD} reference		67		dB
		1 MSamples/s, 12 bit, differen- tial, 2xV _{DD} reference		69		dB



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		62		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		200 kSamples/s, 12 bit, single ended, V _{DD} reference		67		dB
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, V_{DD} reference	63	66		dB
		200 kSamples/s, 12 bit, differ- ential, 2xV _{DD} reference		70		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		58		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		62		dB
		1 MSamples/s, 12 bit, single ended, V _{DD} reference		64		dB
		1 MSamples/s, 12 bit, differen- tial, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differen- tial, internal 2.5V reference		64		dB
		1 MSamples/s, 12 bit, differen- tial, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, V_{DD} reference		66		dB
SINAD _{ADC}	SIgnal-to-Noise And Distortion-ratio (SINAD)	1 MSamples/s, 12 bit, differen- tial, 2xV _{DD} reference		68		dB
		200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		61		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		65		dB
		200 kSamples/s, 12 bit, single ended, V _{DD} reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, V _{DD} reference	62	65		dB



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		V _{out} =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opaxhcmdis="0</td"><td></td><td>196</td><td></td><td>μV_{RMS}</td></f<1>		196		μV _{RMS}
		V _{out} =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opaxhcmdis="1</td"><td></td><td>229</td><td></td><td>μV_{RMS}</td></f<1>		229		μV _{RMS}
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=0</f<10>		1230		μV _{RMS}
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=1</f<10>		2130		μV _{RMS}
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=0</f<1>		1630		μV _{RMS}
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=1</f<1>		2590		μV _{RMS}






Figure 3.26. OPAMP Positive Power Supply Rejection Ratio




Figure 3.37. SPI Slave Timing




Table 3.29. SPI Slave Timing

Symbol	Parameter	Min	Тур	Max	Unit
t _{SCLK_sl} ¹²	SCKL period	2 * t _{HFPER-} CLK			ns
t _{SCLK_hi} ¹²	SCLK high period	3 * t _{HFPER-} CLK			ns
t _{SCLK_lo} ¹²	SCLK low period	3 * t _{HFPER-} CLK			ns
t _{CS_ACT_MI} ¹²	CS active to MISO	4.00		30.00	ns
t _{CS_DIS_MI} ¹²	CS disable to MISO	4.00		30.00	ns
t _{SU_MO} ¹²	MOSI setup time	4.00			ns
t _{H_MO} ^{1 2}	MOSI hold time	2 + 2* t _{HF-} PERCLK			ns
t _{SCLK_MI} ¹²	SCLK to MISO	9 + t _{HFPER-} CLK		36 + 2*t _{HF-} PERCLK	ns

¹Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

 $^2\text{Measurement}$ done at 10% and 90% of V_{DD} (figure shows 50% of $\text{V}_{\text{DD}})$

3.19 USB

The USB hardware in the EFM32GG990 passes all tests for USB 2.0 Full Speed certification. See the test-report distributed with application note "AN0046 - USB Hardware Design Guide".

3.20 Digital Peripherals

Table 3.30. Digital Peripherals

Symbol	Parameter	Condition	Min	Тур	Max	Unit
IUSART	USART current	USART idle current, clock en- abled		4.9		µA/ MHz
I _{UART}	UART current	UART idle current, clock en- abled		3.4		µA/ MHz
I _{LEUART}	LEUART current	LEUART idle current, clock en- abled		140		nA
I _{I2C}	I2C current	I2C idle current, clock enabled		6.1		μΑ/ MHz



	GA112 Pin# and Name		Pin Altern	ate Functionality / I	Description	
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other
A4	PE9	LCD_SEG5	EBI_AD01 #0/1/2	PCNT2_S1IN #1		
A5	PD10	LCD_SEG29	EBI_CS1 #0/1/2			
A6	PF7	LCD_SEG25	EBI_BL1 #0/1/2	TIM0_CC1 #2	U0_RX #0	
A7	PF5	LCD_SEG3	EBI_REn #0/2	TIM0_CDTI2 #2/5	USB_VBUSEN #0	PRS_CH2 #1
A8	PF12				USB_ID	
A9	PE4	LCD_COM0	EBI_A11 #0/1/2		US0_CS #1	
A10	PF10				U1_TX #1 USB_DM	
A11	PF11				U1_RX #1 USB_DP	
B1	PA15	LCD_SEG12	EBI_AD08 #0/1/2	TIM3_CC2 #0		
B2	PE13	LCD_SEG9	EBI_AD05 #0/1/2		US0_TX #3 US0_CS #0 I2C0_SCL #6	LES_ALTEX7 #0 ACMP0_O #0 GPIO_EM4WU5
B3	PE11	LCD_SEG7	EBI_AD03 #0/1/2	TIM1_CC1 #1	US0_RX #0	LES_ALTEX5 #0 BOOT_RX
B4	PE8	LCD_SEG4	EBI_AD00 #0/1/2	PCNT2_S0IN #1		PRS_CH3 #1
B5	PD11	LCD_SEG30	EBI_CS2 #0/1/2			
B6	PF8	LCD_SEG26	EBI_WEn #1	TIM0_CC2 #2		ETM_TCLK #1
B7	PF6	LCD_SEG24	EBI_BL0 #0/1/2	TIM0_CC0 #2	U0_TX #0	
B8	USB_VBUS	USB 5.0 V VBUS input.				
B9	PE5	LCD_COM1	EBI_A12 #0/1/2		US0_CLK #1	
B10	USB_VREGI					
B11	USB_VREGO					
C1	PA1	LCD_SEG14	EBI_AD10 #0/1/2	TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0 PRS_CH1 #0
C2	PA0	LCD_SEG13	EBI_AD09 #0/1/2	TIM0_CC0 #0/1/4	I2C0_SDA #0 LEU0_RX #4	PRS_CH0 #0 GPIO_EM4WU0
C3	PE10	LCD_SEG6	EBI_AD02 #0/1/2	TIM1_CC0 #1	US0_TX #0	BOOT_TX
C4	PD13					ETM_TD1 #1
C5	PD12	LCD_SEG31	EBI_CS3 #0/1/2			
C6	PF9	LCD_SEG27	EBI_REn #1			ETM_TD0 #1
C7	VSS	Ground.				
C8	PF2	LCD_SEG0	EBI_ARDY #0/1/2	TIM0_CC2 #5	LEU0_TX #4	ACMP1_O #0 DBG_SWO #0 GPIO_EM4WU4
C9	PE6	LCD_COM2	EBI_A13 #0/1/2		US0_RX #1	
C10	PC10	ACMP1_CH2	EBI_A10 #1/2	TIM2_CC2 #2	US0_RX #2	LES_CH10 #0
C11	PC11	ACMP1_CH3	EBI_ALE #1/2		US0_TX #2	LES_CH11 #0
D1	PA3	LCD_SEG16	EBI_AD12 #0/1/2	TIM0_CDTI0 #0	U0_TX #2	LES_ALTEX2 #0 ETM_TD1 #3
D2	PA2	LCD_SEG15	EBI_AD11 #0/1/2	TIM0_CC2 #0/1		CMU_CLK0 #0 ETM_TD0 #3
D3	PB15					ETM_TD2 #1



Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
EBI_AD06	PE14	PE14	PE14					External Bus Interface (EBI) address and data input / out- put pin 06.
EBI_AD07	PE15	PE15	PE15					External Bus Interface (EBI) address and data input / out- put pin 07.
EBI_AD08	PA15	PA15	PA15					External Bus Interface (EBI) address and data input / out- put pin 08.
EBI_AD09	PA0	PA0	PA0					External Bus Interface (EBI) address and data input / out- put pin 09.
EBI_AD10	PA1	PA1	PA1					External Bus Interface (EBI) address and data input / out- put pin 10.
EBI_AD11	PA2	PA2	PA2					External Bus Interface (EBI) address and data input / out- put pin 11.
EBI_AD12	PA3	PA3	PA3					External Bus Interface (EBI) address and data input / out- put pin 12.
EBI_AD13	PA4	PA4	PA4					External Bus Interface (EBI) address and data input / out- put pin 13.
EBI_AD14	PA5	PA5	PA5					External Bus Interface (EBI) address and data input / out- put pin 14.
EBI_AD15	PA6	PA6	PA6					External Bus Interface (EBI) address and data input / out- put pin 15.
EBI_ALE		PC11	PC11					External Bus Interface (EBI) Address Latch Enable output.
EBI_ARDY	PF2	PF2	PF2					External Bus Interface (EBI) Hardware Ready Control in- put.
EBI_BL0	PF6	PF6	PF6					External Bus Interface (EBI) Byte Lane/Enable pin 0.
EBI_BL1	PF7	PF7	PF7					External Bus Interface (EBI) Byte Lane/Enable pin 1.
EBI_CS0	PD9	PD9	PD9					External Bus Interface (EBI) Chip Select output 0.
EBI_CS1	PD10	PD10	PD10					External Bus Interface (EBI) Chip Select output 1.
EBI_CS2	PD11	PD11	PD11					External Bus Interface (EBI) Chip Select output 2.
EBI_CS3	PD12	PD12	PD12					External Bus Interface (EBI) Chip Select output 3.
EBI_CSTFT	PA7	PA7	PA7					External Bus Interface (EBI) Chip Select output TFT.
EBI_DCLK	PA8	PA8	PA8					External Bus Interface (EBI) TFT Dot Clock pin.
EBI_DTEN	PA9	PA9	PA9					External Bus Interface (EBI) TFT Data Enable pin.
EBI_HSNC	PA11	PA11	PA11					External Bus Interface (EBI) TFT Horizontal Synchroniza- tion pin.
EBI_NANDREn	PC3	PC3	PC3					External Bus Interface (EBI) NAND Read Enable output.
EBI_NANDWEn	PC5	PC5	PC5					External Bus Interface (EBI) NAND Write Enable output.
EBI_REn	PF5	PF9	PF5					External Bus Interface (EBI) Read Enable output.
EBI_VSNC	PA10	PA10	PA10					External Bus Interface (EBI) TFT Vertical Synchronization pin.
EBI_WEn		PF8						External Bus Interface (EBI) Write Enable output.
ETM_TCLK	PD7	PF8	PC6	PA6				Embedded Trace Module ETM clock .
ETM_TD0	PD6	PF9	PC7	PA2				Embedded Trace Module ETM data 0.
ETM_TD1	PD3	PD13	PD3	PA3				Embedded Trace Module ETM data 1.
ETM_TD2	PD4	PB15	PD4	PA4				Embedded Trace Module ETM data 2.
ETM_TD3	PD5		PD5	PA5				Embedded Trace Module ETM data 3.
GPIO_EM4WU0	PA0				<u> </u>			Pin can be used to wake the system up from EM4
GPIO_EM4WU1	PA6							Pin can be used to wake the system up from EM4
GPIO_EM4WU2	PC9							Pin can be used to wake the system up from EM4

EFM°32

Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as exter- nal optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7	PC7	PD15	PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6	PC6	PD14	PC0	PF0	PE12	I2C0 Serial Data input / output.
I2C1_SCL	PC5	PB12	PE1					I2C1 Serial Clock Line input / output.
I2C1_SDA	PC4	PB11	PE0					I2C1 Serial Data input / output.
LCD_BCAP_N	PA13							LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF ca- pacitor between LCD_BCAP_N and LCD_BCAP_P.
LCD_BCAP_P	PA12							LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF ca- pacitor between LCD_BCAP_N and LCD_BCAP_P.
								LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS.
LCD_BEXT	PA14							An external LCD voltage may also be applied to this pin if the booster is not enabled.
								If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO.
LCD_COM0	PE4							LCD driver common line number 0.
LCD_COM1	PE5							LCD driver common line number 1.
LCD_COM2	PE6							LCD driver common line number 2.
LCD_COM3	PE7							LCD driver common line number 3.
LCD_SEG0	PF2							LCD segment line 0. Segments 0, 1, 2 and 3 are con- trolled by SEGEN0.
LCD_SEG3	PF5							LCD segment line 3. Segments 0, 1, 2 and 3 are con- trolled by SEGEN0.
LCD_SEG4	PE8							LCD segment line 4. Segments 4, 5, 6 and 7 are con- trolled by SEGEN1.
LCD_SEG5	PE9							LCD segment line 5. Segments 4, 5, 6 and 7 are con- trolled by SEGEN1.
LCD_SEG6	PE10							LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG7	PE11							LCD segment line 7. Segments 4, 5, 6 and 7 are con- trolled by SEGEN1.
LCD_SEG8	PE12							LCD segment line 8. Segments 8, 9, 10 and 11 are con- trolled by SEGEN2.
LCD_SEG9	PE13							LCD segment line 9. Segments 8, 9, 10 and 11 are con- trolled by SEGEN2.
LCD_SEG10	PE14							LCD segment line 10. Segments 8, 9, 10 and 11 are con- trolled by SEGEN2.
LCD_SEG11	PE15							LCD segment line 11. Segments 8, 9, 10 and 11 are con- trolled by SEGEN2.
LCD_SEG12	PA15							LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG13	PA0							LCD segment line 13. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG14	PA1							LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3.



LCD_UMMCOM line 4LCD_SEG21/ LCD_COM5PB4LCD_SEG21/ LCD_SEG22/Segments 20, 21, 22 and 23 are controlled by SEGENS. This pin may also be used as LC COM line 5LCD_SEG22/ LCD_COM7PB5LCD_segment line 21. Segments 20, 21, 22 and 23 are controlled by SEGENS. This pin may also be used as LC COM line 5LCD_SEG22/ LCD_COM7PB6LCD_segment line 23. Segments 20, 21, 22 and 23 are controlled by SEGENS. This pin may also be used as LC COM line 5LCD_SEG22/ LCD_COM7PB6LCD_segment line 23. Segments 20, 21, 22 and 23 are controlled by SEGENS. This pin may also be used as LC COM line 75. Segments 24, 25, 26 and 27 are controlled by SEGENS.LCD_SEG26PF7LCD_segment line 25. Segments 24, 25, 26 and 27 are controlled by SEGENS.LCD_SEG26PF8LCD_segment line 25. Segments 24, 25, 26 and 27 are controlled by SEGENS.LCD_SEG27PF9LCD_segment line 25. Segments 24, 25, 26 and 27 are controlled by SEGENS.LCD_SEG28PD9LCD_segment line 25. Segments 24, 25, 26 and 27 are controlled by SEGENS.LCD_SEG29PD10LCD_segment line 28. Segments 24, 25, 26 and 27 are controlled by SEGEN7.LCD_SEG30PD11LCD segment line 28. Segments 28, 29, 30 and 31 are controlled by SEGEN7.LCD_SEG31PD12LCD segment line 31. Segments 28, 29, 30 and 31 are controlled by SEGEN7.LCD_SEG33PB1LCD segment line 32. Segments 32, 33, 44 and 35 are controlled by SEGEN7.LCD_SEG34PA8LCD segment line 33. Segments 32, 33, 34 and 35 are controlled by SEGEN7.LCD_SEG36PA8LCD segment	Alternate			LOC	ATION				
LCD_SRC19 PA3 controlled by SEGEN3. LCD_SRC19 PA3 controlled by SEGEN3. LCD_SRC11 PA4 controlled by SEGEN4. LCD_SRC11 PA5 controlled by SEGEN4. LCD_SRC11 PA5 controlled by SEGEN4. LCD_SRC11 PA5 controlled by SEGEN4. LCD_SRC20/ PB5 controlled by SEGEN4. LCD_SRC20/ PB4 controlled by SEGEN4. LCD_SRC20/ PB4 controlled by SEGEN5. This pin may also be used as LC COM for all by SEGEN5. This pin may also be used as LC COM for all by SEGEN5. LCD_SRC20/ PB4 controlled by SEGEN5. This pin may also be used as LC COM for all by SEGEN5. LCD_SRC20/ PB6 controlled by SEGEN5. This pin may also be used as LC COM for all by SEGEN5. LCD_SRC20/ PB6 controlled by SEGEN5. LCD_SRC20/ PB6 controlled by SEGEN5. LCD_SRC20/ PB6 controlled by SEGEN5. LCD_SRC20/ PB6 LCD segment for 24.25, 26 and 27 are contr	Functionality	0	1	2	3	4	5	6	Description
LOD_SRG10 PA3 controlled by SEGENA . LDD_SEG17 PA4 LCD segments ID 17, Segments 16, 17, 18 and 19 are controlled by SEGENA . LDD_SEG19 PA5 LCD segments ID 17, Segments 16, 17, 18 and 19 are controlled by SEGENA . LDD_SEG19 PA6 LCD segments ID 25, Segments 20, 21, 22 and 23 are controlled by SEGENA . LDD_SEG20/ PB3 LCD segment ID 20, Segments 20, 21, 22 and 23 are controlled by SEGENA . LCD_SEG20/ PB4 LCD segment ID 20, Segments 20, 21, 22 and 23 are controlled by SEGENA . LCD_SEG20/ PB4 LCD segment ID 20, Segments 20, 21, 22 and 23 are controlled by SEGENA . LCD_SEG20/ PB4 LCD segment ID 22, Segments 20, 21, 22 and 23 are controlled by SEGENA . LCD_SEG20/ PB6 LCD segment ID 22, Segments 20, 21, 22 and 23 are controlled by SEGENA . LCD_SEG20/ PB6 LCD segment ID 23, Segments 20, 21, 22 and 23 are controlled by SEGENA . LCD_SEG20/ PB6 LCD segment ID 23, Segments 20, 21, 22 and 23 are controlled by SEGENA . LCD_SEG20/ PB6 LCD segment ID 23, Segments 20, 21, 22 and 23 are controlled by SEGENA . LCD_SEG20/ PB6 LCD segment ID 23, Segments 20, 21, 22 and 23 are controlled by SEGENA . LCD_SEG20/ PB6 LCD segment ID 24, Segment 20, 21, 22 and 23	LCD_SEG15	PA2							
LLD_SEG17 PA4 controlicity SEGENA." LCD_SEG18 PA6 LCD segment line 18. Segments 16. 17. 18 and 19 are controlicity SEGENA. LCD_SEG19 PA6 LCD segment line 19. Segments 16. 17. 16 and 19 are controlicity SEGENA. LCD_SEG20 PB3 LCD segment line 20. Segments 20. 21. 22 and 23 are controlicity SEGENA. LCD_SEG20' PB4 LCD segment line 21. Segments 20. 21. 22 and 23 are controlicity SEGENA. This pin may also be used as LC COM line 3 LCD_SEG20' PB4 LCD segment line 21. Segments 20. 21. 22 and 23 are controlicity SEGENA. This pin may also be used as LC COM line 3 LCD_SEG20' PB6 LCD segment line 21. Segments 20. 21. 22 and 23 are controlicity SEGENA. This pin may also be used as LC COM line 3 LCD_SEG22' PB6 LCD segment line 23. Segments 20. 21. 22 and 23 are controlicity SEGENA. This pin may also be used as LC COM line 3 LCD_SEG24 PF6 LCD segment line 24. Segments 24. 25. 26 and 27 are controlicity SEGENA. This pin may also be used as LC COM line 7 LCD_SEG25 PF7 LCD segment line 23. Segments 24. 25. 26 and 27 are controlicity SEGENA. LCD_SEG26 PF7 LCD segment line 28. Segments 24. 25. 26 and 27 are controlicity SEGENA. LCD_SEG26 PF9 LCD segment line 28. Segments 24. 25. 26 and 27 are controlicity SEGENA. LCD_SEG26 PF9	LCD_SEG16	PA3							
LCD_SEG19 PA6 Controlled by SEGEN4. LCD_SEG29 PA6 CD segment line 19. Segments 10, 17, 18 and 19 are controlled by SEGEN4. LCD_SEG20/ PB3 CD segment line 20. Segment S0, 21, 22 and 23 are controlled by SEGEN5. This pin may allob te used as LC COM line 4 LCD_SEG21/ PB4 CD segment line 21. Segment S0, 21, 22 and 23 are controlled by SEGEN5. This pin may allob te used as LC COM line 5 LCD_SEG21/ PB4 CD segment line 23. Segment S0, 21, 22 and 23 are controlled by SEGEN6. This pin may allob te used as LC COM line 5 LCD_SEG22/ PB5 CD segment line 23. Segment S0, 21, 22 and 23 are controlled by SEGEN6. This pin may allob te used as LC COM line 7 LCD_SEG22/ PB6 CD segment line 23. Segment S0, 21, 22 and 23 are controlled by SEGEN6. This pin may allob te used as LC COM line 6 LCD_SEG24 PF6 CD segment line 23. Segment S0, 21, 22 and 23 are controlled by SEGEN6. This pin may allob te used as LC COM line 7 LCD_SEG25 PF7 CD segment line 24. Segment S0, 21, 22 and 23 are controlled by SEGEN6. LCD_SEG26 PF9 CD segment line 23. Segment S0, 21, 22 and 23 are controlled by SEGEN6. LCD_SEG26 PF7 CD segment line 23. Segment S0, 21, 22 and 23 are controlled by SEGEN6. LCD_SEG26 PF9 CD segment line 23. Segment S0, 22, 25, 26 and 27 are controlled by SEGEN6.	LCD_SEG17	PA4							
LCD_SEG29 PA6 controlled by SEGENA. LCD_SEG20/ LCD_COM4 PB3 LCD_SEG20/ LCD_SEG20/ LCD_SEG21 PB4 LCD_segment line 21. Segments 20, 21, 22 and 23 are controlled by SEGENA. This pin may also be used as LC COM line 4 LCD_SEG22/ LCD_SEG22/ LCD_COM6 PB5 LCD_segment line 21. Segments 20, 21, 22 and 23 are controlled by SEGENA. This pin may also be used as LC COM line 6 LCD_SEG22/ LCD_COM6 PB6 LCD_segment line 23. Segments 20, 21, 22 and 23 are controlled by SEGENA. This pin may also be used as LC COM line 6 LCD_SEG22/ LCD_COM7 PB6 LCD_segment line 24. Segments 20, 21, 22 and 23 are controlled by SEGENA. This pin may also be used as LC COM line 7 LCD_SEG23/ LCD_SEG24 PF6 LCD segment line 24. Segments 24, 25, 26 and 27 are controlled by SEGENA. LCD_SEG25 PF7 LCD segment line 24. Segments 24, 25, 26 and 27 are controlled by SEGENA. LCD_SEG26 PF8 LCD segment line 27. Segments 24, 25, 26 and 27 are controlled by SEGENA. LCD_SEG26 PF9 LCD segment line 27. Segments 28, 28, 30 and 31 are controlled by SEGENA. LCD_SEG28 P09 LCD segment line 28. Segments 28, 28, 30 and 31 are controlled by SEGENA. LCD_SEG31 P010 LCD segment line 33. Segments 28, 29, 30 and 31 are controlled by SEGENA. LCD_SEG31 P012 LCD segment line 33. Segments 32, 33, 44 and 35 a	LCD_SEG18	PA5							
LCD_SEG20 PB3 controlled by SEGENS. This pin may also be used as LC COM line 4 LCD_SEG21/ LCD_COMS PB4 controlled by SEGENS. This pin may also be used as LC COM line 5 LCD_SEG22/ LCD_SEG227 PB5 controlled by SEGENS. This pin may also be used as LC COM line 5 LCD_SEG237 PB6 controlled by SEGENS. This pin may also be used as LC COM line 5 LCD_SEG24 PF6 controlled by SEGENS. This pin may also be used as LC COM line 5 LCD_SEG24 PF6 controlled by SEGENS. This pin may also be used as LC COM line 6 LCD_SEG24 PF6 controlled by SEGENS. This pin may also be used as LC COM line 7 LCD_SEG25 PF7 controlled by SEGENS. This pin may also be used as LC component the 23. Segments 24, 25, 26 and 27 are controlled by SEGENS. LCD_SEG26 PF7 controlled by SEGENS. LCD_SEG27 PF9 controlled by SEGENS. LCD_SEG28 PF9 controlled by SEGENS. LCD_SEG29 PD9 controlled by SEGENS. LCD_SEG29 PD10 controlled by SEGENS. LCD_SEG31 PD12 controlled by SEGENS. LCD_SEG34 PD12 controlled by SEGENS. LCD_SEG34 PD12 controlled by SEGENS.	LCD_SEG19	PA6							
LLD_SEG27PE4Controlled by SECENS. This pin may also be used as LC COM line 5LCD_SEG23PB6Image: Controlled by SECENS. This pin may also be used as LC COM line 6LCD_SEG24PF6Image: Controlled by SECENS. This pin may also be used as LC COM line 6LCD_SEG25PF7Image: Controlled by SECENS. This pin may also be used as LC COM line 7LCD_SEG26PF6Image: Controlled by SECENS. This pin may also be used as LC COM line 7LCD_SEG26PF7Image: Controlled by SECENS. COM line 7LCD_SEG26PF7Image: Controlled by SECENS. Controlled by SECENS.LCD_SEG27PF9Image: Controlled by SECENS. Controlled by SECENS.LCD_SEG28PF9Image: Controlled by SECENS.LCD_SEG29PF9Image: Controlled by SECENS.LCD_SEG29PF9Image: Controlled by SECENS.LCD_SEG29PD10Image: Controlled by SECENS.LCD_SEG30PD11Image: Controlled by SECENS.LCD_SEG31PD12Image: Controlled by SECENS.LCD_SEG33PB1Image: Controlled by SECENS.LCD_SEG34PB2Image: Controlled by SECENS.LCD_SEG35PA7Image: Controlled by SECENS.LCD_SEG36PA7Image: Controlled by SECENS.LCD_SEG37PA9Image: Controlled by SECENS.LCD_SEG33PB1Image: Controlled by SECENS.LCD_SEG33PA7Image: Controlled by SECENS.LCD_SEG34PA7Image: Controlled by SECENS.LCD_SEG35PA7Image: Controlled by SECENS. </td <td></td> <td>PB3</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>controlled by SEGEN5. This pin may also be used as LCD</td>		PB3							controlled by SEGEN5. This pin may also be used as LCD
LCD_SEG22 LCD_SEG23PB5Controlled by SEGENS. This pin may also be used as LC COM ine 6LCD_SEG24PB6LCD segment line 23. Segments 20, 21, 22 and 23 are controlled by SEGENS. This pin may also be used as LC COM ine 7LCD_SEG24PF6LCD segment line 24. Segments 24, 25, 26 and 27 are controlled by SEGEN6.LCD_SEG25PF7LCD segment line 24. Segments 24, 25, 26 and 27 are controlled by SEGEN6.LCD_SEG26PF8LCD segment line 25. Segments 24, 25, 26 and 27 are controlled by SEGEN6.LCD_SEG27PF9LCD segment line 27. Segments 24, 25, 26 and 27 are controlled by SEGEN6.LCD_SEG28PD9LCD segment line 27. Segments 24, 25, 26 and 27 are controlled by SEGEN6.LCD_SEG28PD9LCD segment line 27. Segments 24, 25, 26 and 27 are controlled by SEGEN6.LCD_SEG28PD9LCD segment line 27. Segments 24, 25, 26 and 27 are controlled by SEGEN7.LCD_SEG29PD10LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7.LCD_SEG30PD11LCD segment line 30. Segments 28, 29, 30 and 31 are controlled by SEGEN7.LCD_SEG31PD12LCD segment line 32. Segments 32, 33, 34 and 35 are controlled by SEGEN8.LCD_SEG34PB1LCD segment line 35. Segments 32, 33, 34 and 35 are controlled by SEGEN8.LCD_SEG34PA9LCD segment line 35. Segments 32, 33, 34 and 35 are controlled by SEGEN8.LCD_SEG34PA9LCD segment line 35. Segments 36, 37, 38 and 39 are controlled by SEGEN8.LCD_SEG34PA9LCD segment line 36. Segments 36, 37, 38 and 39 are controlled by SE		PB4							controlled by SEGEN5. This pin may also be used as LCD
LCD_SEG2APB6Image: Segaret SectorLCD_SEG24PF6Image: SectorLCD_SEG25PF7Image: SectorLCD_SEG26PF8Image: SectorLCD_SEG26PF9Image: SectorLCD_SEG26PF9Image: SectorLCD_SEG27PF9Image: SectorLCD_SEG28PF9Image: SectorLCD_SEG29PD9Image: SectorLCD_SEG29PD9Image: SectorLCD_SEG29PD10Image: SectorLCD_SEG30PD11Image: SectorLCD_SEG31PD12Image: SectorLCD_SEG32PB0Image: SectorLCD_SEG33PB1Image: SectorLCD_SEG34PB2Image: SectorLCD_SEG35PA1Image: SectorLCD_SEG36PA1Image: SectorLCD_SEG37PA9Image: SectorLCD_SEG38PA1Image: SectorLCD_SEG39PA1Image: SectorLCD_SEG34PB2Image: SectorLCD_SEG35PA7Image: SectorLCD_SEG36PA8Image: SectorLCD_SEG37PA9Image: SectorLCD_SEG38PA10Image: SectorLCD_SEG39PA11Image: SectorLCD_SEG39PA11Image: SectorLCD_SEG39PA11Image: SectorLCD_SEG39PA11Image: SectorLCD_SEG39PA11Image: SectorLCD_SEG39PA11Image: SectorLCD_SEG39PA11Image: Sector <t< td=""><td></td><td>PB5</td><td></td><td></td><td></td><td></td><td></td><td></td><td>controlled by SEGEN5. This pin may also be used as LCD</td></t<>		PB5							controlled by SEGEN5. This pin may also be used as LCD
LCD_SEG24PFBControlled by SEGEN6.LCD_SEG25PF7Image: Controlled by SEGEN6.LCD_SEG26PF8Image: Controlled by SEGEN6.LCD_SEG27PF9Image: Controlled by SEGEN6.LCD_SEG28PD9Image: Controlled by SEGEN6.LCD_SEG29PD9Image: Controlled by SEGEN7.LCD_SEG29PD10Image: Controlled by SEGEN7.LCD_SEG30PD11Image: Controlled by SEGEN7.LCD_SEG31PD12Image: Controlled by SEGEN7.LCD_SEG33PB1Image: Controlled by SEGEN7.LCD_SEG33PB1Image: Controlled by SEGEN7.LCD_SEG33PB1Image: Controlled by SEGEN7.LCD_SEG34PB2Image: Controlled by SEGEN7.LCD_SEG35PA7Image: Controlled by SEGEN7.LCD_SEG36PA7Image: Controlled by SEGEN8.LCD_SEG37PA8Image: Controlled by SEGEN8.LCD_SEG37PA9Image: Controlled by SEGEN8.LCD_SEG38PA10Image: Controlled by SEGEN9.LCD_SEG39PA11Image: Controlled		PB6							controlled by SEGEN5. This pin may also be used as LCD
LCD_SEG25PF7Controlled bySEGEN6.LCD_SEG26PF8Image: Controlled byLCD segment line 26. Segments 24, 25, 26 and 27 are controlled byLCD_SEG27PF9Image: Controlled byLCD segment line 27. Segments 24, 25, 26 and 27 are controlled byLCD_SEG28PD9Image: Controlled byLCD segment line 28. Segments 24, 25, 26 and 27 are controlled byLCD_SEG29PD10Image: Controlled byLCD segment line 28. Segments 28, 29, 30 and 31 are controlled byLCD_SEG30PD11Image: Controlled byLCD segment line 29. Segments 28, 29, 30 and 31 are controlled byLCD_SEG31PD12Image: Controlled bySEGEN7.LCD_SEG32PB0Image: Controlled bySEGEN7.LCD_SEG33PB1Image: Controlled bySEGEN7.LCD_SEG34PB2Image: Controlled bySEGEN7.LCD_SEG35PA7Image: Controlled bySEGEN8.LCD_SEG35PA7Image: Controlled bySEGEN8.LCD_SEG36PA8Image: Controlled bySEGEN8.LCD_SEG37PA9Image: Controlled bySEGEN8.LCD_SEG38PA10Image: Controlled bySEGEN8.LCD_SEG39PA11Image: Controlled bySEGEN8.LCD_SEG39PA11Image: Controlled bySEGEN8.LCD_SEG39PA11Image: Controlled bySEGEN8.LCD_SEG39PA11Image: Controlled bySEGEN8.LCD_SEG39PA11Image: Controlled bySEGEN8.LCD_SEG39PA11Image:	LCD_SEG24	PF6							
LCD_SEG20PF9Image: Controlled by SEGEN6.LCD_SEG27PF9Image: Controlled by SEGEN6.LCD_SEG28PD9Image: Controlled by SEGEN6.LCD_SEG28PD9Image: Controlled by SEGEN7.LCD_SEG29PD10Image: Controlled by SEGEN7.LCD_SEG30PD11Image: Controlled by SEGEN7.LCD_SEG31PD12Image: Controlled by SEGEN7.LCD_SEG32PB0Image: Controlled by SEGEN7.LCD_SEG33PB1Image: Controlled by SEGEN7.LCD_SEG34PB2Image: Controlled by SEGEN8.LCD_SEG35PA7Image: Controlled by SEGEN8.LCD_SEG36PA8Image: Controlled by SEGEN8.LCD_SEG37PA9Image: Controlled by SEGEN8.LCD_SEG38PA10Image: Controlled by SEGEN8.LCD_SEG39PA11Image:	LCD_SEG25	PF7							
LCD_SEG2/PF9Controlled by SEGEN6.LCD_SEG28PD9Image: Controlled by SEGEN7.LCD_SEG29PD10Image: Controlled by SEGEN7.LCD_SEG30PD11Image: Controlled by SEGEN7.LCD_SEG31PD12Image: Controlled by SEGEN7.LCD_SEG32PB0Image: Controlled by SEGEN7.LCD_SEG33PB1Image: Controlled by SEGEN8.LCD_SEG33PB1Image: Controlled by SEGEN8.LCD_SEG34PB2Image: Controlled by SEGEN8.LCD_SEG35PA7Image: Controlled by SEGEN8.LCD_SEG36PA8Image: Controlled by SEGEN8.LCD_SEG37PA9Image: Controlled by SEGEN9.LCD_SEG38PA10Image: Controlled by SEGEN9.LCD_SEG39PA11Image: Contro	LCD_SEG26	PF8							
LCD_SEG28PD9Controlled by SEGEN7.LCD_SEG29PD10Image: Controlled by SEGEN7.LCD_SEG30PD11Image: Controlled by SEGEN7.LCD_SEG31PD12Image: Controlled by SEGEN7.LCD_SEG31PD12Image: Controlled by SEGEN7.LCD_SEG32PB0Image: Controlled by SEGEN7.LCD_SEG33PB1Image: Controlled by SEGEN8.LCD_SEG34PB2Image: Controlled by SEGEN8.LCD_SEG35PA7Image: Controlled by SEGEN8.LCD_SEG36PA8Image: Controlled by SEGEN8.LCD_SEG37PA9Image: Controlled by SEGEN9.LCD_SEG38PA10Image: Controlled by SEGEN9.LCD_SEG39PA11Image: Controlled by SEGEN9.	LCD_SEG27	PF9							LCD segment line 27. Segments 24, 25, 26 and 27 are controlled by SEGEN6.
LCD_SEG39PD10Controlled by SEGEN7.LCD_SEG30PD11Image: Controlled by SEGEN7.LCD_SEG31PD12Image: Controlled by SEGEN7.LCD_SEG31PD12Image: Controlled by SEGEN7.LCD_SEG32PB0Image: Controlled by SEGEN7.LCD_SEG33PB1Image: Controlled by SEGEN8.LCD_SEG34PB2Image: Controlled by SEGEN8.LCD_SEG35PA7Image: Controlled by SEGEN8.LCD_SEG36PA8Image: Controlled by SEGEN8.LCD_SEG37PA9Image: Controlled by SEGEN9.LCD_SEG38PA10Image: Controlled by SEGEN9.LCD_SEG39PA11Image: Controlled by SEGEN9.LCD_SEG39PA11 <tdimage: cont<="" td=""><td>LCD_SEG28</td><td>PD9</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tdimage:>	LCD_SEG28	PD9							
LCD_SEG30PD11Image: Controlled by SEGEN7.LCD_SEG31PD12Image: Controlled by SEGEN7.LCD_SEG32PB0Image: Controlled by SEGEN7.LCD_SEG33PB1Image: Controlled by SEGEN8.LCD_SEG33PB1Image: Controlled by SEGEN8.LCD_SEG34PB2Image: Controlled by SEGEN8.LCD_SEG35PA7Image: Controlled by SEGEN8.LCD_SEG36PA8Image: Controlled by SEGEN8.LCD_SEG37PA9Image: Controlled by SEGEN8.LCD_SEG38PA10Image: Controlled by SEGEN8.LCD_SEG39PA11Image: Controlled by SEGEN9.LCD_SEG39PA11Image: Controlled by SEGEN9.LCD_SEG39PA11Imag	LCD_SEG29	PD10							
LCD_SEG31PD12Controlled by SEGEN7.LCD_SEG32PB0Image: Controlled by SEGEN8.LCD_SEG33PB1Image: Controlled by SEGEN8.LCD_SEG34PB2Image: Controlled by SEGEN8.LCD_SEG35PA7Image: Controlled by SEGEN8.LCD_SEG36PA8Image: Controlled by SEGEN9.LCD_SEG37PA9Image: Controlled by SEGEN9.LCD_SEG38PA10Image: Controlled by SEGEN9.LCD_SEG39PA10Image: Controlled by SEGEN9.LCD_SEG39PA11Image: Controlled by SEGEN9.	LCD_SEG30	PD11							
LCD_SEG32PB0Controlled by SEGEN8.LCD_SEG33PB1LCD segment line 33. Segments 32, 33, 34 and 35 are controlled by SEGEN8.LCD_SEG34PB2LCD segment line 34. Segments 32, 33, 34 and 35 are controlled by SEGEN8.LCD_SEG35PA7LCD segment line 35. Segments 32, 33, 34 and 35 are controlled by SEGEN8.LCD_SEG36PA8LCD segment line 36. Segments 36, 37, 38 and 39 are controlled by SEGEN9.LCD_SEG37PA9LCD segment line 37. Segments 36, 37, 38 and 39 are controlled by SEGEN9.LCD_SEG38PA10LCD segment line 38. Segments 36, 37, 38 and 39 are controlled by SEGEN9.LCD_SEG39PA11LCD segment line 39. Segments 36, 37, 38 and 39 are controlled by SEGEN9.	LCD_SEG31	PD12							
LCD_SEG33PB1Image: Controlled by SEGEN8.LCD_SEG34PB2Image: Controlled by SEGEN8.LCD_SEG35PA7Image: Controlled by SEGEN8.LCD_SEG36PA8Image: Controlled by SEGEN8.LCD_SEG37PA9Image: Controlled by SEGEN9.LCD_SEG38PA10Image: Controlled by SEGEN9.LCD_SEG39PA11Image: Controlled by SEGEN9.LCD_SEG39PA11Image: Controlled by SEGEN9.	LCD_SEG32	PB0							
LCD_SEG34PB2Controlled by SEGEN8.LCD_SEG35PA7LCD segment line 35. Segments 32, 33, 34 and 35 are controlled by SEGEN8.LCD_SEG36PA8LCD segment line 36. Segments 36, 37, 38 and 39 are controlled by SEGEN9.LCD_SEG37PA9LCD segment line 37. Segments 36, 37, 38 and 39 are controlled by SEGEN9.LCD_SEG38PA10LCD segment line 38. Segments 36, 37, 38 and 39 are controlled by SEGEN9.LCD_SEG39PA11LCD segment line 39. Segments 36, 37, 38 and 39 are controlled by SEGEN9.	LCD_SEG33	PB1							controlled by SEGEN8.
LCD_SEG35 PA7 Image: Controlled by SEGEN8. LCD_SEG36 PA8 Image: Controlled by SEGEN9. LCD_SEG37 PA9 Image: Controlled by SEGEN9. LCD_SEG38 PA10 Image: Controlled by SEGEN9. LCD_SEG39 PA11 Image: Controlled by SEGEN9.	LCD_SEG34	PB2							controlled by SEGEN8.
LCD_SEG36 PA8 controlled by SEGEN9. LCD_SEG37 PA9 LCD_SEG37 LCD_SEG38 PA10 LCD segment line 37. Segments 36, 37, 38 and 39 are controlled by SEGEN9. LCD_SEG38 PA10 LCD segment line 38. Segments 36, 37, 38 and 39 are controlled by SEGEN9. LCD_SEG39 PA11 LCD segment line 39. Segments 36, 37, 38 and 39 are controlled by SEGEN9.	LCD_SEG35	PA7							controlled by SEGEN8.
LCD_SEG37 PA9 controlled by SEGEN9. LCD_SEG38 PA10 LCD segment line 38. Segments 36, 37, 38 and 39 are controlled by SEGEN9. LCD_SEG39 PA11 LCD segment line 39. Segments 36, 37, 38 and 39 are controlled by SEGEN9.	LCD_SEG36	PA8							controlled by SEGEN9.
LCD_SEG38 PA10 controlled by SEGEN9. LCD_SEG39 PA11 LCD_SEG39	LCD_SEG37	PA9							controlled by SEGEN9.
LCD_SEG39 PA11 controlled by SEGEN9.	LCD_SEG38	PA10							controlled by SEGEN9.
	_								controlled by SEGEN9.
LES_ALTEX0 PD6 LESENSE alternate exite output 0.	LES_ALTEX0	PD6							LESENSE alternate exite output 0.

EFM°32

Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
LES_ALTEX2	PA3							LESENSE alternate exite output 2.
LES_ALTEX3	PA4							LESENSE alternate exite output 3.
LES_ALTEX4	PA5							LESENSE alternate exite output 4.
LES_ALTEX5	PE11							LESENSE alternate exite output 5.
LES_ALTEX6	PE12							LESENSE alternate exite output 6.
LES_ALTEX7	PE13							LESENSE alternate exite output 7.
LES_CH0	PC0							LESENSE channel 0.
LES_CH1	PC1							LESENSE channel 1.
LES_CH2	PC2							LESENSE channel 2.
LES_CH3	PC3							LESENSE channel 3.
LES_CH4	PC4							LESENSE channel 4.
LES_CH5	PC5							LESENSE channel 5.
LES_CH6	PC6							LESENSE channel 6.
LES_CH7	PC7					_		LESENSE channel 7.
LES_CH8	PC8							LESENSE channel 8.
LES_CH9	PC9							LESENSE channel 9.
LES_CH10	PC10							LESENSE channel 10.
LES_CH11	PC11							LESENSE channel 11.
LETIM0_OUT0	PD6	PB11	PF0	PC4				Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7	PB12	PF1	PC5				Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15	PF1	PA0			LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14	PF0	PF2			LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7	PA6						LEUART1 Receive input.
LEU1_TX	PC6	PA5						LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN		PE0	PC0	PD6				Pulse Counter PCNT0 input number 0.
PCNT0_S1IN		PE1	PC1	PD7				Pulse Counter PCNT0 input number 1.
PCNT1_S0IN	PC4	PB3						Pulse Counter PCNT1 input number 0.
PCNT1_S1IN	PC5	PB4						Pulse Counter PCNT1 input number 1.
PCNT2_S0IN	PD0	PE8						Pulse Counter PCNT2 input number 0.
PCNT2_S1IN	PD1	PE9						Pulse Counter PCNT2 input number 1.
PRS_CH0	PA0							Peripheral Reflex System PRS, channel 0.
PRS_CH1	PA1							Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0	PF5						Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1	PE8			1			Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0	PF6	PD1	PA0	PF0		Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1	PF7	PD2	PC0	PF1		Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2	PF8	PD3	PC1	PF2		Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	PA3				PC2			Timer 0 Complimentary Deat Time Insertion channel 0.



Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
TIM0_CDTI1	PA4				PC3			Timer 0 Complimentary Deat Time Insertion channel 1.
TIM0_CDTI2	PA5		PF5		PC4	PF5		Timer 0 Complimentary Deat Time Insertion channel 2.
TIM1_CC0		PE10	PB0	PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1		PE11	PB1	PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2		PE12	PB2	PB11				Timer 1 Capture Compare input / output channel 2.
TIM2_CC0	PA8	PA12	PC8					Timer 2 Capture Compare input / output channel 0.
TIM2_CC1	PA9	PA13	PC9					Timer 2 Capture Compare input / output channel 1.
TIM2_CC2	PA10	PA14	PC10					Timer 2 Capture Compare input / output channel 2.
TIM3_CC0	PE14	PE0						Timer 3 Capture Compare input / output channel 0.
TIM3_CC1	PE15	PE1						Timer 3 Capture Compare input / output channel 1.
TIM3_CC2	PA15	PE2						Timer 3 Capture Compare input / output channel 2.
U0_RX	PF7	PE1	PA4					UART0 Receive input.
U0_TX	PF6	PE0	PA3					UART0 Transmit output. Also used as receive input in half duplex communication.
U1_RX		PF11	PB10	PE3				UART1 Receive input.
U1_TX		PF10	PB9	PE2				UART1 Transmit output. Also used as receive input in half duplex communication.
US0_CLK	PE12	PE5	PC9		PB13	PB13		USART0 clock input / output.
US0_CS	PE13	PE4	PC8		PB14	PB14		USART0 chip select input / output.
								USART0 Asynchronous Receive.
US0_RX	PE11	PE6	PC10	PE12	PB8	PC1		USART0 Synchronous mode Master Input / Slave Output (MISO).
	DE40	DEZ	DO44	DE40	202	DOG		Timer 0 Complimentary Deat Time Insertion channel 1 Timer 1 Capture Compare input / output channel 0. Timer 1 Capture Compare input / output channel 1. Timer 1 Capture Compare input / output channel 1. Timer 2 Capture Compare input / output channel 1. Timer 2 Capture Compare input / output channel 1. Timer 2 Capture Compare input / output channel 1. Timer 3 Capture Compare input / output channel 1. Timer 3 Capture Compare input / output channel 1. Timer 3 Capture Compare input / output channel 1. Timer 3 Capture Compare input / output channel 1. Timer 3 Capture Compare input / output channel 1. Timer 3 Capture Compare input / output channel 1. UART0 Receive input. UART1 Transmit output. Also used as receive input in duplex communication. USART0 clock input / output. USART0 clock input / output. USART0 Synchronous Receive. USART0 Synchronous mode Master Input / Slave Out (MISO). USART1 clock input / output. USART1 clock input / output. USART1 clock input / output. USART1 Synchronous Receive. USART1 clock input / output. USART1 Synchronous Transmit.Also used as receive put in half duplex communication. USART1 Synchronous Receive.
050_1X	PEIU	PE7	PC11	PE13	PB7	PC0		USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7	PD2	PF0					USART1 clock input / output.
US1_CS	PB8	PD3	PF1					USART1 chip select input / output.
								USART1 Asynchronous Receive.
US1_RX	PC1	PD1	PD6					USART1 Synchronous mode Master Input / Slave Output (MISO).
	DOS	550	557					USART1 Asynchronous Transmit.Also used as receive in- put in half duplex communication.
US1_IX	PCU	PD0	PD7					USART1 Synchronous mode Master Output / Slave Input (MOSI).
US2_CLK	PC4	PB5						USART2 clock input / output.
US2_CS	PC5	PB6						USART2 chip select input / output.
								USART2 Asynchronous Receive.
US2_RX	PC3	PB4						USART2 Synchronous mode Master Input / Slave Output (MISO).
Immage: market in the second							USART2 Asynchronous Transmit.Also used as receive in- nut in half duplex communication	
US2_TX	PC2	PB3						USART2 Synchronous mode Master Output / Slave Input
USB_DM	PF10							USB D- pin.
USB_DMPU	PD2							USB D- Pullup control.
USB_DP	PF11							



Figure 5.2. BGA112 PCB Solder Mask




 Table 5.2. BGA112 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.48
b	0.80
d	8.00
e	8.00

EFM[°]32

Updated GPIO information.

Updated LFRCO information.

Updated HFRCO information.

Updated ULFRCO information.

Updated ADC information.

Updated DAC information.

Updated OPAMP information.

Updated ACMP information.

Updated VCMP information.

Added AUXHFRCO information.

7.3 Revision 1.21

November 21st, 2013

Updated figures.

Updated errata-link.

Updated chip marking.

Added link to Environmental and Quality information.

Re-added missing DAC-data.

7.4 Revision 1.20

September 30th, 2013

Added I2C characterization data.

Added SPI characterization data.

Added EBI characterization data.

Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.

Corrected GPIO operating voltage from 1.8 V to 1.85 V.

Added the USB bootloader information.

Updated that the EM2 current consumption test was carried out with only one RAM block enabled.

Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.

Updated Environmental information.

Updated trademark, disclaimer and contact information.

Other minor corrections.

A Disclaimer and Trademarks

A.1 Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISO-modem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



List of Equations

3.1. Total ACMP Active Current	43
3.2. VCMP Trigger Level as a Function of Level Setting	45
3.3. Total LCD Current Based on Operational Mode and Internal Boost	49