

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | MIPS32® M4K™ |
| Core Size | 32-Bit Single-Core |
| Speed | 80MHz |
| Connectivity | I ² C, IrDA, LINbus, PMP, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 53 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V |
| Data Converters | A/D 28x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-VFQFN Exposed Pad |
| Supplier Device Package | 64-VQFN (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx330f064h-v-rg |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

A68

TABLE 6: PIN NAMES FOR 124-PIN DEVICES

124-PIN VTLA (BOTTOM VIEW)^(1,2,3,4,5)
A17

B13

B29

Conductive
Thermal Pad

PIC32MX330F064L
PIC32MX350F128L
PIC32MX350F256L
PIC32MX370F512L

A51


A1

Polarity Indicator

| Package Bump # | Full Pin Name |
|-------------------|---------------------------------------|
| A1 | No Connect |
| A2 | RG15 |
| A3 | Vss |
| A4 | AN23/PMD6/RE6 |
| A5 | RPC1/RC1 |
| A6 | RPC3/RC3 |
| A7 | AN16/C1IND/RPG6/SCK2/PMA5/RG6 |
| A8 | AN18/C2IND/RPG8/PMA3/RG8 |
| A9 | AN19/C2INC/RPG9/PMA2/RG9 |
| A10 | VDD |
| A11 | RPE8/RE8 |
| A12 | AN5/C1INA/RPB5/RB5 |
| A13 | PGED3/AN3/C2INA/RPB3/RB3 |
| A14 | VDD |
| A15 | PGEC1/AN1/RPB1/CTED12/RB1 |
| A16 | No Connect |
| A17 | No Connect |
| A18 | No Connect |
| A19 | No Connect |
| A20 | PGEC2/AN6/RPB6/RB6 |
| A21 | VREF-/CVREF-/PMA7/RA9 |
| A22 | AVDD |
| A23 | AN8/RPB8/CTED10/RB8 |
| A24 | CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10 |
| A25 | Vss |
| A26 | TCK/CTED2/RA1 |
| A27 | RPF12/RF12 |
| A28 | AN13/PMA10/RB13 |
| A29 | AN15/RPB15/OCFB/CTED6/PMA0/RB15 |
| A30 | VDD |
| A31 | RPD15/RD15 |
| A32 | RPF5/PMA8/RF5 |
| A33 | No Connect |
| A34 | No Connect |
| A35 | RPF3/RF3 |
| A36 | RPF2/RF2 |
| A37 | RPF7/RF7 |

| Package Bump # | Full Pin Name |
|-------------------|--|
| A38 | SDA1/RG3 |
| A39 | SCL2/RA2 |
| A40 | TDI/CTED9/RA4 |
| A41 | VDD |
| A42 | OSC2/CLKO/RC15 |
| A43 | Vss |
| A44 | RPA15/RA15 |
| A45 | RPD9/RD9 |
| A46 | RPD11/PMCS1/RD11 |
| A47 | SOSCI/RPC13/RC13 |
| A48 | VDD |
| A49 | No Connect |
| A50 | No Connect |
| A51 | No Connect |
| A52 | AN24/RPD1/RD1 |
| A53 | AN26/RPD3/RD3 |
| A54 | PMD13/RD13 |
| A55 | RPD5/PMRD/RD5 |
| A56 | PMD15/RD7 |
| A57 | No Connect |
| A58 | No Connect |
| A59 | VDD |
| A60 | RPF1/PMD10/RF1 |
| A61 | RPG0/PMD8/RG0 |
| A62 | TRD3/CTED8/RA7 |
| A63 | Vss |
| A64 | PMD1/RE1 |
| A65 | TRD1/RG12 |
| A66 | AN20/PMD2/RE2 |
| A67 | AN21/PMD4/RE4 |
| A68 | No Connect |
| B1 | VDD |
| B2 | AN22/RPE5/PMD5/RE5 |
| B3 | AN27/PMD7/RE7 |
| B4 | RPC2/RC2 |
| B5 | RPC4/CTED7/RC4 |
| B6 | AN17/C1INC/RPG7/PMA4/RG7 vailable peripherals and Section 12.3 "Peripheral Pin |

- Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.
 - 2: Every I/O port pin (RAx-RGx), with the exception of RF6, can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.
 - 3: RPF6 (bump B30) and RPF7 (bump A37) are only remappable for input functions.
 - 4: Shaded package bumps are 5V tolerant.
 - 5: It is recommended that the user connect the printed circuit board (PCB) ground to the conductive thermal pad on the bottom of the package. And to not run non-Vss PCB traces under the conductive thermal pad on the same side of the PCB layout.



- Notes: 1. A series resistor, Rs, may be required for AT strip cut crystals or eliminate clipping. Alternately, to increase oscillator circuit gain, add a parallel resistor, RP, with a value of 1 M Ω .
 - The internal feedback resistor, RF, is typically in the range of 2 M Ω to 10 M Ω .
 - Refer to Section 6. "Oscillator Configuration" (DS60001112) in the "PIC32 Family Reference Manual" for help in determining the best oscillator components.
 - PBCLK out is available on the OSC2 pin in certain clock modes.
 - USB PLL is available on PIC32MX4XX devices only.

WDT, PWRT Timer1, RTCC

REGISTER 9-1: CHECON: CACHE CONTROL REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | _ | _ | _ | _ | _ | | _ | _ |
| 00:40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| 23:16 | _ | _ | _ | _ | _ | _ | _ | CHECOH |
| 45.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| 15:8 | _ | _ | _ | _ | _ | _ | DCSZ<1:0> | |
| 7.0 | U-0 | U-0 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-1 | R/W-1 |
| 7:0 | | _ | PREFE | :N<1:0> | _ | PFMWS<2:0> | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-17 Unimplemented: Write '0'; ignore read

bit 16 CHECOH: Cache Coherency Setting on a PFM Program Cycle bit

1 = Invalidate all data and instruction lines

0 = Invalidate all data lnes and instruction lines that are not locked

bit 15-10 Unimplemented: Write '0'; ignore read

bit 9-8 DCSZ<1:0>: Data Cache Size in Lines bits

11 = Enable data caching with a size of 4 Lines

10 = Enable data caching with a size of 2 Lines

01 = Enable data caching with a size of 1 Line

00 = Disable data caching

Changing these bits induce all lines to be reinitialized to the "invalid" state.

bit 7-6 **Unimplemented:** Write '0'; ignore read

bit 5-4 **PREFEN<1:0>:** Predictive Prefetch Enable bits

11 = Enable predictive prefetch for both cacheable and non-cacheable regions

10 = Enable predictive prefetch for non-cacheable regions only

01 = Enable predictive prefetch for cacheable regions only

00 = Disable predictive prefetch

bit 3 Unimplemented: Write '0'; ignore read

bit 2-0 **PFMWS<2:0>:** PFM Access Time Defined in Terms of SYSLK Wait States bits

111 = Seven Wait states

110 = Six Wait states

101 = Five Wait states

100 = Four Wait states

011 = Three Wait states

010 = Two Wait states

001 = One Wait state

000 = Zero Wait state

REGISTER 9-12: CHEPFABT: PREFETCH CACHE ABORT STATISTICS REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 24.24 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | |
| 31:24 | CHEPFABT<31:24> | | | | | | | | | | |
| 22.46 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | |
| 23:16 | CHEPFABT<23:16> | | | | | | | | | | |
| 15.0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | |
| 15:8 | CHEPFABT<15:8> | | | | | | | | | | |
| 7:0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | |
| 7:0 | | | | CHEPFAE | 3T<7:0> | | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CHEPFABT<31:0>: Prefab Abort Count bits

Incremented each time an automatic prefetch cache is aborted due to a non-sequential instruction fetch, load or store.

REGISTER 10-5: DCRCDATA: DMA CRC DATA REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| 31:24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 31.24 | | | | DCRCDATA | A<31:24> | | | | | |
| 22:46 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 23:16 | DCRCDATA<23:16> | | | | | | | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 15:8 | DCRCDATA<15:8> | | | | | | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 7:0 | | | | DCRCDA | ΓA<7:0> | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in 1's complement form (i.e., current IP header checksum value).

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

Bits greater than PLEN will return '0' on any read.

REGISTER 10-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 31:24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 31.24 | DCRCXOR<31:24> | | | | | | | | | | |
| 23:16 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 23.10 | DCRCXOR<23:16> | | | | | | | | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 15:8 | DCRCXOR<15:8> | | | | | | | | | | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 7:0 | | | | DCRCXO | R<7:0> | | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

This register is unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = Enable the XOR input to the Shift register
- 0 = Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

REGISTER 10-16: DCHxCSIZ: DMA CHANNEL 'x' CELL-SIZE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 31:24 | | _ | _ | _ | _ | _ | _ | _ | | |
| 22:46 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 23:16 | _ | _ | _ | _ | _ | _ | _ | _ | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 15:8 | CHCSIZ<15:8> | | | | | | | | | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 7:0 | | | | CHCSIZ | <7:0> | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCSIZ<15:0>: Channel Cell-Size bits

1111111111111111 = 65,535 bytes transferred on an event

:

:

0000000000000000 = 2 bytes transferred on an event

0000000000000001= 1 byte transferred on an event

000000000000000 = 65,536 bytes transferred on an event

REGISTER 10-17: DCHxCPTR: DMA CHANNEL 'x' CELL POINTER REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 31.24 | - | _ | _ | _ | - | _ | - | _ | | |
| 22.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 23:16 | _ | _ | _ | _ | _ | _ | _ | _ | | |
| 45.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | |
| 15:8 | CHCPTR<15:8> | | | | | | | | | |
| 7.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | |
| 7:0 | | | | CHCPTF | R<7:0> | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCPTR<7:0>: Channel Cell Progress Pointer bits

111111111111111 = 65,535 bytes have been transferred since the last event

•

000000000000000 = 1 byte has been transferred since the last event 000000000000000 = 0 bytes have been transferred since the last event

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 11-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-----------------------|------------------|
| 24.24 | U-0 | U-0 |
| 31:24 | _ | _ | _ | _ | _ | _ | _ | _ |
| 22:46 | U-0 | U-0 |
| 23:16 | _ | _ | _ | _ | _ | | | _ |
| 15.0 | U-0 | U-0 |
| 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| | R/W-0 | R/W-0 |
| 7:0 | BTSEE | BTSEE BMXEE | DMAEE | DTOEE | DFN8EE | CRC16EE | CRC5EE ⁽¹⁾ | PIDEE |
| | | | | BTOEE | | | EOFEE ⁽²⁾ | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 BTSEE: Bit Stuff Error Interrupt Enable bit

1 = BTSEF interrupt is enabled0 = BTSEF interrupt is disabled

bit 6 BMXEE: Bus Matrix Error Interrupt Enable bit

1 = BMXEF interrupt is enabled0 = BMXEF interrupt is disabled

bit 5 **DMAEE:** DMA Error Interrupt Enable bit

1 = DMAEF interrupt is enabled0 = DMAEF interrupt is disabled

bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit

1 = BTOEF interrupt is enabled0 = BTOEF interrupt is disabled

bit 3 **DFN8EE:** Data Field Size Error Interrupt Enable bit

1 = DFN8EF interrupt is enabled0 = DFN8EF interrupt is disabled

bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit

1 = CRC16EF interrupt is enabled

0 = CRC16EF interrupt is disabled

CRC5EE: CRC5 Host Error Interrupt Enable bit⁽¹⁾

1 = CRC5EF interrupt is enabled0 = CRC5EF interrupt is disabled

EOFEE: EOF Error Interrupt Enable bit⁽²⁾

1 = EOF interrupt is enabled0 = EOF interrupt is disabled

bit 0 PIDEE: PID Check Failure Interrupt Enable bit

1 = PIDEF interrupt is enabled0 = PIDEF interrupt is disabled

Note 1: Device mode.
2: Host mode.

bit 1

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

REGISTER 11-12: U1ADDR: USB ADDRESS REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | - | _ | - | - | - | 1 | - | _ |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | _ | _ | - | _ | _ | - | _ | _ |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15.6 | _ | _ | _ | _ | _ | _ | _ | _ |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7:0 | LSPDEN | | | D | EVADDR<6:0 | > | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 LSPDEN: Low Speed Enable Indicator bit

1 = Next token command to be executed at Low Speed0 = Next token command to be executed at Full Speed

bit 6-0 **DEVADDR<6:0>:** 7-bit USB Device Address bits

REGISTER 11-13: U1FRML: USB FRAME NUMBER LOW REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 21:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | - | _ | _ | _ | | _ | _ | _ |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | _ | _ | _ | _ | _ | _ | _ | _ |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15.6 | 1 | - | _ | _ | - | _ | - | - |
| 7:0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| 7:0 | | | | FRML | <7:0> | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 FRML<7:0>: The 11-bit Frame Number Lower bits

The register bits are updated with the current frame number whenever a SOF TOKEN is received.

16.0 INPUT CAPTURE

Note:

This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 15. "Input Capture"** (DS60001122), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The following events cause capture events:

- · Simple capture event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
 - Capture timer value on every edge (rising and falling)
 - Capture timer value on every edge (rising and falling), specified edge first.


- · Prescaler capture event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- 4-word FIFO buffer for capture values Interrupt optionally generated after 1, 2, 3, or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

FIGURE 16-1: INPUT CAPTURE BLOCK DIAGRAM



19.1 Control Registers

TABLE 19-1: I2C1 AND I2C2 REGISTER MAP

| ess | | Bit Range | | | | | | | | Bi | ts | | | | | | | | ,, |
|---|---------------------------------|---------------|---------|--------|--------|----------|--------|-------|--------|-----------|---------|-------------|------------|------------|------------|-------|---------|------|------------|
| Virtual Address (BF80_#) | Register Name ⁽¹⁾ | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 5000 | I2C1CON | 31:16 | | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 0000 | 12010011 | 15:0 | ON | _ | SIDL | SCLREL | STRICT | A10M | DISSLW | SMEN | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | BFFF |
| 5010 | I2C1STAT | 31:16 | | _ | | _ | | _ | _ | _ | | _ | _ | _ | _ | _ | _ | _ | 0000 |
| | | | ACKSTAT | TRSTAT | | _ | | BCL | GCSTAT | ADD10 | IWCOL | I2COV | D_A | Р | S | R_W | RBF | TBF | 0000 |
| 5020 | I2C1ADD | 31:16 | _ | _ | | _ | | | _ | _ | | _ | _ | _ | _ | _ | _ | _ | 0000 |
| | | 15:0 | _ | _ | _ | _ | _ | _ | | | | | Address | Register | | | | | 0000 |
| 5030 | I2C1MSK | 31:16 | | _ | _ | _ | _ | _ | _ | _ | _ | _ | <u> </u> | | _ | _ | _ | _ | 0000 |
| | | 15:0 | _ | | | _ | | | | | | | Address Ma | sk Registe | • | | ı | | 0000 |
| 5040 | I2C1BRG | 31:16 | | _ | _ | _ | | _ | _ | _ | | | | _ | _ | _ | _ | _ | 0000 |
| | | 15:0 | _ | _ | | _ | | | | | Вац | ıd Rate Ger | erator Reg | | | | | | 0000 |
| 5050 | I2C1TRN | 31:16 | _ | | _ | _ | _ | _ | _ | _ | | _ | _ | | De minte m | _ | _ | _ | 0000 |
| | | 15:0 31:16 | | | | _ | | | _ | | | | | Transmit | Register | _ | | _ | 0000 |
| 5060 | I2C1RCV | 15:0 | _ | | | _ | | | _ | _ | | _ | | Deseive. | Dogister. | _ | _ | _ | 0000 |
| | | 31:16 | _ | | | | | | _ | | | | | Receive | Register — | _ | _ | _ | 0000 |
| 5100 | I2C2CON | 15:0 | ON | | SIDL | SCLREL | STRICT | A10M | DISSLW | SMEN | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | BFFF |
| | | 31:16 | | | - OIDL | - OCENEE | — | | | - OIVILIN | - OCLIV | - OTKLIN | ACKD1 | ACKLIN | - INOLIN | - LIN | - NOLIV | — | 0000 |
| 5110 | I2C2STAT | | ACKSTAT | TRSTAT | | _ | | BCL | GCSTAT | ADD10 | IWCOL | I2COV | DΑ | Р | S | R W | RBF | TBF | 0000 |
| | | 31:16 | | _ | | _ | | _ | _ | _ | _ | _ | | _ | | | _ | _ | 0000 |
| 5120 | I2C2ADD | 15:0 | _ | _ | _ | _ | _ | | | | | | Address | Register | | | | | 0000 |
| | | 31:16 | _ | _ | - | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 5130 | I2C2MSK | 15:0 | _ | _ | _ | _ | _ | _ | | | | | Address Ma | sk Registe | • | | | | 0000 |
| 5446 | IOCODD C | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 5140 | I2C2BRG | 15:0 | _ | _ | _ | _ | | | | | Bau | d Rate Ger | erator Reg | ister | | | | | 0000 |
| E1E0 | IOCOTON | 31:16 | _ | _ | - | _ | - | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 5150 I2C2TRN 15:0 - - - - Transmit Register | | | | | | | 0000 | | | | | | | | | | | | |
| E160 | I2C2RCV | 31:16 | _ | _ | 1 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 5160 | IZUZRUV | 15:0 | _ | _ | I | _ | - | | _ | _ | | | | Receive | Register | | | | 0000 |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

REGISTER 19-1: I2CxCON: I²C CONTROL REGISTER (CONTINUED)

- bit 7 **GCEN:** General Call Enable bit (when operating as I²C slave)
 - 1 = Enable interrupt when a general call address is received in the I2CxRSR (module is enabled for reception)
 - 0 = General call address disabled
- bit 6 **STREN:** SCLx Clock Stretch Enable bit (when operating as I²C slave)

Used in conjunction with SCLREL bit.

- 1 = Enable software or receive clock stretching
- 0 = Disable software or receive clock stretching
- bit 5 **ACKDT:** Acknowledge Data bit (when operating as I²C master, applicable during master receive)

Value that is transmitted when the software initiates an Acknowledge sequence.

- 1 = Send NACK during Acknowledge
- 0 = Send ACK during Acknowledge
- bit 4 ACKEN: Acknowledge Sequence Enable bit

(when operating as I²C master, applicable during master receive)

- 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence.
- 0 = Acknowledge sequence not in progress
- bit 3 **RCEN:** Receive Enable bit (when operating as I²C master)
 - 1 = Enables Receive mode for 1^2 C. Hardware clear at end of eighth bit of master receive data byte.
 - 0 = Receive sequence not in progress
- bit 2 **PEN:** Stop Condition Enable bit (when operating as I²C master)
 - 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.
 - 0 = Stop condition not in progress
- bit 1 **RSEN:** Repeated Start Condition Enable bit (when operating as I²C master)
 - 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
 - 0 = Repeated Start condition not in progress
- bit 0 **SEN:** Start Condition Enable bit (when operating as I²C master)
 - 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.
 - 0 = Start condition not in progress
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 19-2: I2CxSTAT: I²C STATUS REGISTER (CONTINUED)

- bit 4 **P:** Stop bit
 - 1 = Indicates that a Stop bit has been detected last
 - 0 = Stop bit was not detected last

Hardware set or clear when Start, Repeated Start or Stop detected.

- bit 3 S: Start bit
 - 1 = Indicates that a Start (or Repeated Start) bit has been detected last
 - 0 = Start bit was not detected last

Hardware set or clear when Start, Repeated Start or Stop detected.

- bit 2 $\mathbf{R}_{\mathbf{W}}$: Read/Write Information bit (when operating as I^2 C slave)
 - 1 = Read indicates data transfer is output from slave
 - 0 = Write indicates data transfer is input to slave

Hardware set or clear after reception of I²C device address byte.

- bit 1 RBF: Receive Buffer Full Status bit
 - 1 = Receive complete, I2CxRCV is full
 - 0 = Receive not complete, I2CxRCV is empty

Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.

- bit 0 TBF: Transmit Buffer Full Status bit
 - 1 = Transmit in progress, I2CxTRN is full
 - 0 = Transmit complete, I2CxTRN is empty

Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

| PIC3ZIVIX | PIC32WX330/350/370/430/450/470 | | | | | |
|-----------|--------------------------------|--|--|--|--|--|
| NOTES: | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |

REGISTER 24-1: CMxCON: COMPARATOR CONTROL REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|---------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | _ | _ | _ | _ | | - | _ | _ |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | _ | _ | _ | _ | | - | _ | _ |
| 15:8 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R-0 |
| 13.6 | ON ⁽¹⁾ | COE | CPOL ⁽²⁾ | _ | _ | _ | _ | COUT |
| 7:0 | R/W-1 | R/W-1 | U-0 | R/W-0 | U-0 | U-0 | R/W-1 | R/W-1 |
| | EVPOL | _<1:0> | | CREF | _ | _ | CCH | <1:0> |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Comparator ON bit⁽¹⁾

1 = Module is enabled. Setting this bit does not affect the other bits in this register

0 = Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register

bit 14 **COE:** Comparator Output Enable bit

1 = Comparator output is driven on the output CxOUT pin

0 = Comparator output is not driven on the output CxOUT pin

bit 13 **CPOL:** Comparator Output Inversion bit⁽²⁾

1 = Output is inverted

0 = Output is not inverted

bit 12-9 Unimplemented: Read as '0'

bit 8 **COUT:** Comparator Output bit

1 = Output of the Comparator is a '1'

0 = Output of the Comparator is a '0'

bit 7-6 **EVPOL<1:0>:** Interrupt Event Polarity Select bits

11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output

10 = Comparator interrupt is generated on a high-to-low transition of the comparator output

01 = Comparator interrupt is generated on a low-to-high transition of the comparator output

00 = Comparator interrupt generation is disabled

bit 5 Unimplemented: Read as '0'

1 = Comparator non-inverting input is connected to the internal CVREF

0 = Comparator non-inverting input is connected to the CxINA pin

bit 3-2 **Unimplemented:** Read as '0'

bit 1-0 **CCH<1:0>:** Comparator Negative Input Select bits for Comparator

11 = Comparator inverting input is connected to the IVREF

10 = Comparator inverting input is connected to the CxIND pin

01 = Comparator inverting input is connected to the CxINC pin

00 = Comparator inverting input is connected to the CxINB pin

Note 1: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

2: Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.

25.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

Note:

This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 20.** "Comparator Voltage Reference (CVREF)" (DS60001109), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them.

A block diagram of the module is illustrated in Figure 25-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The CVREF module has the following features:

- · High and low range selection
- · Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- · Output can be connected to a pin

FIGURE 25-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM




TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

| | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) | | | | | | |
|--|---------------------|------------|---|---|---|--|--|--|--|
| DC CHARAC | TEDIST | ice | Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial | | | | | | |
| DC CHARA | CILINIOI | 100 | | -40°C ≤ TA ≤ +85°C for Industrial | | | | | |
| | | | | -40 °C \leq TA \leq +105°C for V-temp | | | | | |
| Param. No. | Typ. ⁽²⁾ | Max. | Units | Conditions | | | | | |
| PIC32MX37 | 0 Device | s Only | | | | | | | |
| Power-Dow | n Curren | t (IPD) (N | lote 1) | | | | | | |
| DC40k | 55 | 95 | μА | -40°C | | | | | |
| DC40I | 81 | 95 | μΑ | +25°C | Base Power-Down Current | | | | |
| DC40n | 281 | 450 | μΑ | +85°C | Base Power-Down Current | | | | |
| DC40m | 559 | 895 | μA | +105°C | | | | | |
| PIC32MX47 | 0 Device | s Only | | | | | | | |
| Power-Dow | n Curren | t (IPD) (N | lote 1) | | | | | | |
| DC40k | 33 | 78 | μА | -40°C | | | | | |
| DC40o | 33 | 78 | μA | 0°C(5) | | | | | |
| DC40I | 49 | 78 | μΑ | +25°C | Base Power-Down Current | | | | |
| DC40p | 281 | 450 | μA | +70°C ⁽⁵⁾ | Base Fower-Down Current | | | | |
| DC40n | 281 | 450 | μΑ | +85°C | | | | | |
| DC40m | 559 | 895 | μA | +105°C | | | | | |
| PIC32MX330/350/370/430/450/470 Devices | | | | | | | | | |
| Module Diffe | erential (| Current | | | | | | | |
| DC41e | 6.7 | 20 | μΑ | 3V | Watchdog Timer Current: \(\D\T \) (Note 3) | | | | |
| DC42e | 29.1 | 50 | μΑ | 3V | RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3) | | | | |
| DC43d | 1000 | 1200 | μА | 3V ADC: ΔIADC (Notes 3,4) | | | | | |

Note 1: The test conditions for IPD measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- · RTCC and JTAG are disabled
- Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: 120 MHz commercial devices only (0°C to +70°C).

TABLE 31-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

| DC CHA | ARACTE | ERISTICS | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) $ \begin{array}{ll} \text{Operating temperature} & 0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C} \text{ for Commercial} \\ -40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C for Industrial} \\ -40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C for V-temp} \end{array} $ | | | | | |
|---------------|--------|---|--|--------------------------|------------|-------|---|--|
| Param. No. | Symb. | Characteristics | Min. | Typ. ⁽¹⁾ Max. | | Units | Conditions | |
| DI60b | ІІСН | Input High Injection Current | 0 | _ | +5(8,9,10) | mA | Pins with Analog functions. Exceptions: [SOSCI, SOSCO, OSC1, D+, D-] = 0 mA max. Digital 5V tolerant designated pins (VIH < 5.5V) ⁽⁹⁾ . Exceptions: [All] = 0 mA max. Digital non-5V tolerant designated pins. Exceptions: [N/A] = 0 mA max. | |
| DI60c | ∑lict | Total Input Injection Current (sum of all I/O and control pins) | -20 ⁽¹¹⁾ | _ | +20(11) | mA | Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \Sigma$ IICT | |

- **Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.
 - **4:** This parameter is characterized, but not tested in manufacturing.
 - 5: See the "Device Pin Tables" section for the 5V tolerant pins.
 - **6:** The VIH specifications are only in relation to externally applied inputs, and not with respect to the user-selectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.
 - 7: VIL source < (Vss 0.3). Characterized but not tested.
 - 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
 - **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
 - **10:** Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS 0.3)).
 - 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ Vsource ≤ (VDD + 0.3), injection current = 0.


TABLE 31-32: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)

| AC CHA | ARACTERIS | псs | | | | | | | |
|---------------|-----------------------|--|--------------|------------------------|------|-------|------------|--|--|
| Param. No. | Symbol | Characteristics ⁽¹⁾ | Min. | Typical ⁽²⁾ | Max. | Units | Conditions | | |
| SP50 | TssL2scH, TssL2scL | SSx ↓ to SCKx ↓ or SCKx ↑ Input | 175 | _ | _ | ns | _ | | |
| SP51 | TssH2DOZ | SSx ↑ to SDOx Output High-Impedance (Note 4) | 5 | _ | 25 | ns | | | |
| SP52 | TscH2ssH TscL2ssH | SSx ↑ after SCKx Edge | Тscк + 20 | _ | _ | ns | _ | | |
| SP60 | TssL2DoV | SDOx Data Output Valid after SSx Edge | _ | _ | 25 | ns | _ | | |

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The minimum clock period for SCKx is 40 ns.
 - 4: Assumes 50 pF load on all SPIx pins.

33.1 Package Marking Information (Continued)

64-Lead QFN (9x9x0.9 mm) with 5.40x5.40 Exposed Pad



Example



64-Lead QFN (9x9x0.9 mm) with 4.7x4.7 Exposed Pad



Example



124-Lead VTLA (9x9x0.9 mm)



Example



| Legend: | : XXX | Customer-specific information |
|---------|-------|--|
| | Υ | Year code (last digit of calendar year) |
| | YY | Year code (last 2 digits of calendar year) |
| | WW | Week code (week of January 1 is week '01') |
| | NNN | Alphanumeric traceability code |
| | | Pb-free JEDEC designator for Matte Tin (Sn) |
| | * | This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. |

bte: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

NOTES: