

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx330f064l-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 6: PIN NAMES FOR 124-PIN DEVICES (CONTINUED)

124	-PIN VTLA (BOTTOM VIEW) ^(1,2,3,4,5) A17			A34
	AT/		B13 B29	Conductive Thermal Pad
	PIC32MX330F064L PIC32MX350F128L PIC32MX350F256L PIC32MX370F512L		B1 E B56	341 A51
	Polarity I	A1 tor	A68	
Package Bump #	Full Pin Name	Package Bump #		Full Pin Name
B7	MCLR	B32	SDA2/RA3	
B8	Vss	B33	TDO/RA5	
B9	TMS/CTED1/RA0	B34	OSC1/CLKI/RC12	
B10	RPE9/RE9	B35	No Connect	
B11	AN4/C1INB/RB4	B36	RPA14/RA14	
B12	Vss	B37	RPD8/RTCC/RD8	
B13	PGEC3/AN2/C2INB/RPB2/CTED13/RB2	B38	RPD10/PMCS2/RD10)
B14	PGED1/AN0/RPB0/RB0	B39	RPD0/RD0	
B15	No Connect	B40	SOSCO/RPC14/T1Ck	
B16	PGED2/AN7/RPB7/CTED3/RB7	B41	Vss	
B17	VREF+/CVREF+/PMA6/RA10	B42	AN25/RPD2/RD2	
B18	AVss	B43	RPD12/PMD12/RD12	
B19	AN9/RPB9/CTED4/RB9	B44	RPD4/PMWR/RD4	
B20	AN11/PMA12/RB11	B45	PMD14/RD6	
B21	VDD	B46	No Connect	
B22	RPF13/RF13	B47	No Connect	
B23	AN12/PMA11/RB12	B48	VCAP	
B24	AN14/RPB14/CTED5/PMA1/RB14	B49	RPF0/PMD11/RF0	
B25	Vss	B50	RPG1/PMD9/RG1	
B26	RPD14/RD14	B51	TRCLK/RA6	
B27	RPF4/PMA9/RF4	B52	PMD0/RE0	
B28	No Connect	B53	Vdd	
B29	RPF8/RF8	B54	TRD2/RG14	
B30	RPF6/SCKI/INT0/RF6	B55	TRD0/RG13	
B31	SCL1/RG2	B56	RPE3/CTPLS/PMD3/	RE3

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RGx), with the exception of RF6, can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.

3: RPF6 (bump B30) and RPF7 (bump A37) are only remappable for input functions.

4: Shaded package bumps are 5V tolerant.

5: It is recommended that the user connect the printed circuit board (PCB) ground to the conductive thermal pad on the bottom of the package. And to not run non-Vss PCB traces under the conductive thermal pad on the same side of the PCB layout.

TABLE 1-1:	PINOUT I/O DESCRIPTIONS	(CONTINUED)
------------	-------------------------	-------------

		er					
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description	
U1CTS	PPS	PPS	PPS	I	ST	UART1 Clear to Send	
U1RTS	PPS	PPS	PPS	0	_	UART1 Ready to Send	
U1RX	PPS	PPS	PPS	I	ST	UART1 Receive	
U1TX	PPS	PPS	PPS	0	_	UART1 Transmit	
U2CTS	PPS	PPS	PPS	I	ST	UART2 Clear to Send	
U2RTS	PPS	PPS	PPS	0	_	UART2 Ready to Send	
U2RX	PPS	PPS	PPS	I	ST	UART2 Receive	
U2TX	PPS	PPS	PPS	0	_	UART2 Transmit	
U3CTS	PPS	PPS	PPS	I	ST	UART3 Clear to Send	
U3RTS	PPS	PPS	PPS	0		UART3 Ready to Send	
U3RX	PPS	PPS	PPS		ST	UART3 Receive	
U3TX	PPS	PPS	PPS	0	_	UART3 Transmit	
U4CTS	PPS	PPS	PPS	I	ST	UART4 Clear to Send	
U4RTS	PPS	PPS	PPS	0	_	UART4 Ready to Send	
U4RX	PPS	PPS	PPS	I	ST	UART4 Receive	
U4TX	PPS	PPS	PPS	0	_	UART4 Transmit	
U5CTS ⁽³⁾	_	PPS	PPS	I	ST	UART5 Clear to Send	
U5RTS ⁽³⁾	_	PPS	PPS	0		UART5 Ready to Send	
U5RX ⁽³⁾	_	PPS	PPS	I	ST	UART5 Receive	
U5TX ⁽³⁾	_	PPS	PPS	0	_	UART5 Transmit	
SCK1	35 ⁽¹⁾ , 50 ⁽²⁾	55 ⁽¹⁾ , 70 ⁽²⁾	B30 ⁽¹⁾ , B38 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for SPI1	
SDI1	PPS	PPS	PPS	0		SPI1 Data In	
SDO1	PPS	PPS	PPS	I/O	ST	SPI1 Data Out	
SS1	PPS	PPS	PPS	I/O	—	SPI1 Slave Synchronization for Frame Pulse I/O	
SCK2	4	10	A7	I/O	ST	Synchronous Serial Clock Input/Output for SPI2	
SDI2	PPS	PPS	PPS	0		SPI2 Data In	
SDO2	PPS	PPS	PPS	I/O	ST	SPI2 Data Out	
SS2	PPS	PPS	PPS	I/O	—	SPI2 Slave Synchronization for Frame Pulse I/O	
SCL1			B31 ⁽¹⁾ , B36 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for I2C1	
SDA1	36 ⁽¹⁾ , 43 ⁽²⁾	56 ⁽¹⁾ , 67 ⁽²⁾	A38 ⁽¹⁾ , A44 ⁽²⁾	I/O	ST	Synchronous Serial Data Input/Output for I2C1	
SCL2	32	58	A39	I/O	ST	Synchronous Serial Clock Input/Output for I2C2	
SDA2	31	59	B32	I/O	ST	Synchronous Serial Data Input/Output for I2C2	
TMS	23	17	B9		ST	JTAG Test Mode Select Pin	
ТСК	27	38	A26	I	ST	JTAG Test Clock Input Pin	
TDI	28	60	A40	I	_	JTAG Test Clock Input Pin	
TDO	24	61	B33	0	—	JTAG Test Clock Output Pin	
RTCC	42	68	B37	0	—	Real-Time Clock Alarm Output	

ST = Schmitt Trigger input with CMOS levels

O = Output

I = Input

TTL = TTL input buffer

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

		Pin Numb	er			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
CVREF-	15	28	A21	I	Analog	Comparator Voltage Reference (Low)
CVREF+	16	29	B17	Ι	Analog	Comparator Voltage Reference (High)
CVREFOUT	23	34	A24	Ι	Analog	Comparator Voltage Reference (Output)
C1INA	11	20	A12	I	Analog	
C1INB	12	21	B11	I	Analog	Comparator 1 Inputa
C1INC	5	11	B6	I	Analog	Comparator 1 Inputs
C1IND	4	10	A7	I	Analog	
C2INA	13	22	A13	Ι	Analog	
C2INB	14	23	B13	Ι	Analog	
C2INC	8	14	A9	Ι	Analog	Comparator 2 Inputs
C2IND	6	12	A8	I	Analog	1
C1OUT	PPS	PPS	PPS	0		Comparator 1 Output
C2OUT	PPS	PPS	PPS	0		Comparator 2 Output
PMALL	30	44	A29	0	TTL/ST	Parallel Master Port Address Latch Enable Low Byte
PMALH	29	43	B24	0	TTL/ST	Parallel Master Port Address Latch Enable High Byte
PMA0	30	44	A29	0	TTL/ST	Parallel Master Port Address bit 0 Input (Buffered Slave modes) and Output (Master modes)
PMA1	29	43	B24	0	TTL/ST	Parallel Master Port Address bit 0 Input (Buffered Slave modes) and Output (Master modes)
PMA2	8	14	A9	0	TTL/ST	
PMA3	6	12	A8	0	TTL/ST	
PMA4	5	11	B6	0	TTL/ST	
PMA5	4	10	A7	0	TTL/ST	
PMA6	16	29	B17	0	TTL/ST	
PMA7	22	28	A21	0	TTL/ST	
PMA8	32	50	A32	0	TTL/ST	
PMA9	31	49	B27	0	TTL/ST	
PMA10	28	42	A28	0	TTL/ST	Devellet Meeter Dert date (Develtingered Meeter
PMA11	27	41	B23	0	TTL/ST	Parallel Master Port data (Demultiplexed Master mode) or Address/Data (Multiplexed Master modes)
PMA12	24	35	B20	0	TTL/ST	
PMA13	23	34	A24	0	TTL/ST]
PMA14	45	71	A46	0	TTL/ST]
PMA15	44	70	B38	0	TTL/ST]
PMCS1	45	71	A46	0	TTL/ST]
PMCS2	44	70	B38	0	TTL/ST]
PMD0	60	93	B52	I/O	TTL/ST	1
PMD1	61	94	A64	I/O	TTL/ST	1
PMD2	62	98	A66	I/O	TTL/ST	1
	ST = Schmi		tible input or ou out with CMOS			alog = Analog input P = Power = Output I = Input

TARI E 1-1. PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

		Pin Numb	er				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description	
CTED4	22	33	B19	1	ST	CTMU External Edge Input 4	
CTED5	29	43	B24	I	ST	CTMU External Edge Input 5	
CTED6	30	44	A29	I	ST	CTMU External Edge Input 6	
CTED7	—	9	B5	I	ST	CTMU External Edge Input 7	
CTED8	—	92	A62	I	ST	CTMU External Edge Input 8	
CTED9	—	60	A40	Ι	ST	CTMU External Edge Input 9	
CTED10	21	32	A23	Ι	ST	CTMU External Edge Input 10	
CTED11	23	34	A24	Ι	ST	CTMU External Edge Input 11	
CTED12	15	24	A15	I	ST	CTMU External Edge Input 12	
CTED13	14	23	B13	I	ST	CTMU External Edge Input 13	
MCLR	7	13	B7	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.	
AVdd	19	30	A22	Р	Р	Positive supply for analog modules. This pin must be connected at all times.	
AVss	20	31	B18	Р	Р	Ground reference for analog modules	
Vdd	10, 26, 38, 57	2, 16, 37, 46, 62, 86	B1, A10, A14, B21, A30, A41, A48, A59, B53	Ρ	_	Positive supply for peripheral logic and I/O pins	
Vcap	56	85	B48	Р	—	Capacitor for Internal Voltage Regulator	
Vss	9, 25, 41	15, 36, 45, 65, 75	A3, B8, B12, A25, B25, A43, B41, A63	Ρ	_	Ground reference for logic and I/O pins	
VREF+	16	29	B17	I	Analog	Analog Voltage Reference (High) Input	
VREF-	15	28	A21	I	Analog	Analog Voltage Reference (Low) Input	

TARI E 1-1. PINOLIT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

Analog = Analog input O = Output

I = Input

Note 1: This pin is only available on devices without a USB module.

This pin is only available on devices with a USB module. 2:

3: This pin is not available on 64-pin devices.

REGIST	ER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER (CONTINUED)
bit 9-8	IS1<1:0>: Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0
bit 7-5	Unimplemented: Read as '0'
bit 4-2	IP0<2:0>: Interrupt Priority bits
	<pre>111 = Interrupt priority is 7</pre>
	001 = Interrupt priority is 1 000 = Interrupt is disabled
bit 1-0	ISO<1:0>: Interrupt Subpriority bits
	<pre>11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0</pre>
Note:	This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit definitions.

8.0 OSCILLATOR CONFIGURATION

Note:	This data sheet summarizes the features						
	of the PIC32MX330/350/370/430/450/						
	470 family of devices. It is not intended to						
	be a comprehensive reference source. To						
	complement the information in this data						
	sheet, refer to Section 6. "Oscillator						
	Configuration" (DS60001112), which is						
	available from the Documentation >						
	Reference Manual section of the						
	Microchip PIC32 web site						
	(www.microchip.com/pic32).						

The PIC32MX330/350/370/430/450/470 oscillator system has the following modules and features:

- A Total of four external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Dedicated On-Chip PLL for USB peripheral

A block diagram of the oscillator system is provided in Figure 8-1.

					=			
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	CHEWEN	—			—			—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	—		-	—		-	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	—	_	-	—	—	-	—
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0			_			CHEID	X<3:0>	

REGISTER 9-2: CHEACC: CACHE ACCESS REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 **CHEWEN:** Cache Access Enable bits for registers CHETAG, CHEMSK, CHEW0, CHEW1, CHEW2, and CHEW3

1 = The cache line selected by CHEIDX<3:0> is writeable

0 = The cache line selected by CHEIDX<3:0> is not writeable

bit 30-4 **Unimplemented:** Write '0'; ignore read

bit 3-0 CHEIDX<3:0>: Cache Line Index bits

The value selects the cache line for reading or writing.

REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
31:24	—	—	BYTC	<1:0>	WBO ⁽¹⁾	_	_	BITO ⁽¹⁾
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	_	_	_	_	-
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	—	_	_		PLEN<4:0>			
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	CRCEN	CRCAPP ⁽¹⁾	CRCTYP		_	(CRCCH<2:0>	

Legend:

Legena.			
R = Readable bit	= Readable bit W = Writable bit		ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

- bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits
 - 11 = Endian byte swap on half-word boundaries (i.e., source half-word order with reverse source byte order per half-word)
 - 10 = Swap half-words on word boundaries (i.e., reverse source half-word order with source byte order per half-word)
 - 01 = Endian byte swap on word boundaries (i.e., reverse source byte order)
 - 00 = No swapping (i.e., source byte order)
- bit 27 **WBO:** CRC Write Byte Order Selection bit⁽¹⁾
 - 1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
 - 0 = Source data is written to the destination unaltered
- bit 26-25 Unimplemented: Read as '0'
- bit 24 BITO: CRC Bit Order Selection bit⁽¹⁾

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

- 1 = The IP header checksum is calculated Least Significant bit (LSb) first (i.e., reflected)
- 0 = The IP header checksum is calculated Most Significant bit (MSb) first (i.e., not reflected)

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode):

- 1 = The LFSR CRC is calculated Least Significant bit first (i.e., reflected)
- 0 = The LFSR CRC is calculated Most Significant bit first (i.e., not reflected)

bit 23-13 Unimplemented: Read as '0'

bit 12-8 **PLEN<4:0>:** Polynomial Length bits⁽¹⁾

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): These bits are unused.

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode): Denotes the length of the polynomial - 1.

- bit 7 CRCEN: CRC Enable bit
 - 1 = CRC module is enabled and channel transfers are routed through the CRC module
 - 0 = CRC module is disabled and channel transfers proceed normally
- Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

REGISTER 11-1: U1OTGIR: USB OTG INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—			—	—	-	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	_	_	—	—	_	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—			—	—	-	—
	R/WC-0, HS	U-0	R/WC-0, HS					
7:0	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	—	VBUSVDIF

Legend:	WC = Write '1' to clear	HS = Hardware Settable b	oit
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 IDIF: ID State Change Indicator bit
 - 1 = Change in ID state is detected
 - 0 = No change in ID state is detected

bit 6 T1MSECIF: 1 Millisecond Timer bit

- 1 = 1 millisecond timer has expired
- 0 = 1 millisecond timer has not expired

bit 5 LSTATEIF: Line State Stable Indicator bit

- 1 = USB line state has been stable for 1millisecond, but different from last time
- 0 = USB line state has not been stable for 1 millisecond

bit 4 ACTVIF: Bus Activity Indicator bit

- 1 = Activity on the D+, D-, ID or VBUS pins has caused the device to wake-up
- 0 = Activity has not been detected
- bit 3 SESVDIF: Session Valid Change Indicator bit
 - 1 = VBUS voltage has dropped below the session end level
 - 0 = VBUS voltage has not dropped below the session end level

bit 2 SESENDIF: B-Device VBUS Change Indicator bit

- 1 = A change on the session end input was detected
- 0 = No change on the session end input was detected
- bit 1 Unimplemented: Read as '0'
- bit 0 VBUSVDIF: A-Device VBUS Change Indicator bit
 - 1 = Change on the session valid input is detected
 - 0 = No change on the session valid input is detected

RPn Port Pin	RPnR SFR	RPnR bits	RPnR Value to Periphera Selection
RPD2	RPD2R	RPD2R<3:0>	0000 = No Connect
RPG8	RPG8R	RPG8R<3:0>	0001 = U3TX
RPF4	RPF4R	RPF4R<3:0>	0010 = U4RTS 0011 = Reserved
RPD10	RPD10R	RPD10R<3:0>	0100 = Reserved
RPF1	RPF1R	RPF1R<3:0>	0101 = Reserved
RPB9	RPB9R	RPB9R<3:0>	0110 = SDO2
RPB10	RPB10R	RPB10R<3:0>	0111 = Reserved 1000 = Reserved
RPC14	RPC14R	RPC14R<3:0>	1000 = Reserved
RPB5	RPB5R	RPB5R<3:0>	1010 = Reserved
RPC1 ⁽⁴⁾	RPC1R	RPC1R<3:0>	1011 = OC3
RPD14 ⁽⁴⁾	RPD14R	RPD14R<3:0>	1100 = Reserved 1101 = C2OUT
RPG1 ⁽⁴⁾	RPG1R	RPG1R<3:0>	1110 = Reserved
RPA14 ⁽⁴⁾	RPA14R	RPA14R<3:0>	1111 = Reserved
RPD3	RPD3R	RPD3R<3:0>	0000 = No Connect
RPG7	RPG7R	RPG7R<3:0>	0001 = U2TX
RPF5	RPF5R	RPF5R<3:0>	0010 = Reserved
RPD11	RPD11R	RPD11R<3:0>	
RPF0	RPF0R	RPF0R<3:0>	0100 = 05RTS(*)
RPB1	RPB1R	RPB1R<3:0>	0110 = SDO2
RPE5	RPE5R	RPE5R<3:0>	0111 = Reserved
RPC13	RPC13R	RPC13R<3:0>	1000 = SDO1
RPB3	RPB3R	RPB3R<3:0>	1001 = Reserved
RPF3 ⁽²⁾	RPF3R	RPF3R<3:0>	1010 = Reserved
RPC4 ⁽⁴⁾	RPC4R	RPC4R<3:0>	1011 = OC4 1100 = Reserved
RPD15 ⁽⁴⁾	RPD15R	RPD15R<3:0>	1100 - Reserved
RPG0 ⁽⁴⁾	RPG0R	RPG0R<3:0>	1110 = Reserved
RPA15 ⁽⁴⁾	RPA15R	RPA15R<3:0>	1111 = Reserved

TABLE 12-2: OUTPUT PIN SELECTION

Note 1: This selection is only available on General Purpose devices.

2: This selection is only available on 64-pin General Purpose devices.

3: This selection is only available on 100-pin General Purpose devices.

4: This selection is only available on 100-pin USB and General Purpose devices.

5: This selection is not available on 64-pin USB devices.

24.0 COMPARATOR

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer Section 19. to "Comparator" (DS60001110), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Analog Comparator module contains two comparators that can be configured in a variety of ways.

The following are key features of this module:

- · Selectable inputs available include:
 - Analog inputs multiplexed with I/O pins
 - On-chip internal absolute voltage reference (IVREF)
 - Comparator voltage reference (CVREF)
- · Outputs can be Inverted
- Selectable interrupt generation

A block diagram of the comparator module is provided in Figure 24-1.




FIGURE 24-1: COMPARATOR BLOCK DIAGRAM

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/P	R/P	R/P	R/P	U-0	U-0	U-0	U-0	
31:24	FVBUSONIO	FUSBIDIO	IOL1WAY	PMDL1WAY	_		—	_	
23:16	U-0	U-0	U-0	U-0	U-0	R/P	R/P	R/P	
23.10	—	—	—	—	—	FSRSSEL<2:0>			
15.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P	
15:8	USERID<15:8>								
7:0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P	
7:0	USERID<7:0>								

REGISTER 28-4: DEVCFG3: DEVICE CONFIGURATION WORD 3

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 **FVBUSONIO:** USB VBUS_ON Selection bit 1 = VBUSON pin is controlled by the USB module

- 0 = VBUSON pin is controlled by the OSB module0 = VBUSON pin is controlled by the port function
- bit 30 **FUSBIDIO:** USB USBID Selection bit 1 = USBID pin is controlled by the USB module 0 = USBID pin is controlled by the port function
- bit 29 IOL1WAY: Peripheral Pin Select Configuration bit
 - 1 = Allow only one reconfiguration
 - 0 = Allow multiple reconfigurations
- bit 28 PMDL1WAY: Peripheral Module Disable Configuration bit
 - 1 = Allow only one reconfiguration
 - 0 = Allow multiple reconfigurations
- bit 27-19 Unimplemented: Read as '0'

bit 18-16 FSRSSEL<2:0>: Shadow Register Set Priority Select bit

These bits assign an interrupt priority to a shadow register.

- 111 = Shadow register set used with interrupt priority 7
- 110 = Shadow register set used with interrupt priority 6
- 101 = Shadow register set used with interrupt priority 5
- 100 = Shadow register set used with interrupt priority 4
- O11 = Shadow register set used with interrupt priority 3
- 010 = Shadow register set used with interrupt priority 2
- 001 = Shadow register set used with interrupt priority 1
- 000 = Shadow register set used with interrupt priority 0
- bit 15-0 USERID<15:0>: This is a 16-bit value that is user-defined and is readable via ICSP™ and JTAG

Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
R	R	R	R	R	R	R	R
	VER<	:3:0> ⁽¹⁾			DEVID<27	7:24> ⁽¹⁾	
R	R	R	R	R	R	R	R
			DEVID<2	3:16> (1)			
R	R	R	R	R	R	R	R
			DEVID<	15:8> (1)			
R	R	R	R	R	R	R	R
			DEVID<	7:0>(1)			
	31/23/15/7 R R R	31/23/15/7 30/22/14/6 R R R R R R R R	31/23/15/7 30/22/14/6 29/21/13/5 R R R VER<3:0>(1) R R R R R R R	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 R R R R R R R R R R R R R R R R R R R R R R R R R R R DEVID<2	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 R R R R R R VER<3:0> ⁽¹⁾ VER<2:0> ⁽¹⁾ DEVID<23:16> ⁽¹⁾ DEVID<23:16> ⁽¹⁾ R R R R R R WER R R R R R DEVID DEVID<15:8> ⁽¹⁾ DEVID<15:8	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 R	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 R R R R R R R R VER<3:0> ⁽¹⁾ VER<3:0> ⁽¹⁾ DEVID<27:24> ⁽¹⁾ R R R R R R R R R R R R DEVID<23:16> ⁽¹⁾ DEVID<23:16> ⁽¹⁾ DEVID<15:8> ⁽¹⁾ R R R R R R R R R R R R R R R R R R R

REGISTER 28-6: DEVID: DEVICE AND REVISION ID REGISTER

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 VER<3:0>: Revision Identifier bits⁽¹⁾

bit 27-0 **DEVID<27:0>:** Device ID⁽¹⁾

Note 1: See the "PIC32 Flash Programming Specification" (DS60001145) for a list of Revision and Device ID values.

30.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

30.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

30.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

30.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

30.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

DC CH4	RACTE	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$				
Param. No.	Symb.	Characteristics	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions
DI10	VIL	Input Low Voltage I/O Pins with PMP I/O Pins	Vss Vss	_	0.15 VDD 0.2 VDD	V V	
DI18		SDAx, SCLx	Vss	—	0.3 Vdd	V	SMBus disabled (Note 4)
DI19		SDAx, SCLx	Vss	_	0.8	V	SMBus enabled (Note 4)
DI20	Vih	Input High Voltage I/O Pins not 5V-tolerant ⁽⁵⁾ I/O Pins 5V-tolerant with PMP ⁽⁵⁾	0.65 Vdd 0.25 Vdd + 0.8V	_	Vdd 5.5	V V	(Note 4,6) (Note 4,6)
DI28		I/O Pins 5V-tolerant ⁽⁵⁾ SDAx, SCLx	0.65 VDD 0.65 VDD	_	5.5 5.5	V V	SMBus disabled (Note 4,6)
DI29		SDAx, SCLx	2.1	—	5.5	V	SMBus enabled, 2.3V ≤ VPIN ≤ 5.5 (Note 4,6)
DI30	ICNPU	Change Notification Pull-up Current	—	—	-50	μA	VDD = 3.3V, VPIN = VSS (Note 3,6)
DI31	ICNPD	Change Notification Pull-down Current ⁽⁴⁾	—	50	—	μA	VDD = 3.3V, VPIN = VDD

TABLE 31-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: See the "Device Pin Tables" section for the 5V tolerant pins.
- 6: The VIH specifications are only in relation to externally applied inputs, and not with respect to the userselectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.
- 7: VIL source < (Vss 0.3). Characterized but not tested.
- 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- **10:** Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS 0.3)).
- 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.






TABLE 31-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

		(unless	d Operating C otherwise stat g temperature	onditions: 2.3V to 3.6V ed) $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp			
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical ⁽²⁾ Max. Units Conditions				Conditions
OC10	TccF	OCx Output Fall Time	—	—	_	ns	See parameter DO32
OC11	TccR	OCx Output Rise Time	— — — ns See parameter DC				See parameter DO31

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 31-9: OCx/PWM MODULE TIMING CHARACTERISTICS





TABLE 31-28: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHAP	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristics ⁽¹⁾	Min	Typical ⁽²⁾	Max	Units	Conditions		
OC15	Tfd	Fault Input to PWM I/O Change	—	—	50	ns	_		
OC20	TFLT	Fault Input Pulse Width	50	—	_	ns	—		

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.








TABLE 31-33: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE) (CONTINUED)

AC CHA	RACTER	ISTICS		$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$				
Param. No. Symbol Characteristics				Min. ⁽¹⁾	Max.	Units	Conditions	
IM34	THD:STO	Stop Condition	100 kHz mode	Трв * (BRG + 2)		ns	—	
		Hold Time	400 kHz mode	Трв * (BRG + 2)	—	ns		
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	ns		
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns	—	
		from Clock	400 kHz mode	—	1000	ns	—	
			1 MHz mode (Note 2)	—	350	ns	—	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	The amount of time the	
			400 kHz mode	1.3	—	μS	bus must be free before a new transmission can start	
			1 MHz mode (Note 2)	0.5	—	μS		
IM50	Св	Bus Capacitive L	oading	—	400	pF	—	
IM51	Tpgd	Pulse Gobbler D	elay	52	312	ns	See Note 3	


Note 1: BRG is the value of the I²C Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: The typical value for this parameter is 104 ns.

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensior	Dimension Limits			MAX	
Contact Pitch	E	0.50 BSC			
Contact Pad Spacing	C1		15.40		
Contact Pad Spacing	C2		15.40		
Contact Pad Width (X100)	X1			0.30	
Contact Pad Length (X100)	Y1			1.50	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support