



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | MIPS32® M4K™  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 80MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT  |
| Number of I/O              | 85  |
| Program Memory Size        | 64KB (64K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 16K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V   |
| Data Converters            | A/D 28x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-TQFP  |
| Supplier Device Package    | 100-TQFP (14x14)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mx330f064l-v-pf">https://www.e-xfl.com/product-detail/microchip-technology/pic32mx330f064l-v-pf</a> |

# PIC32MX330/350/370/430/450/470

**TABLE 4: PIN NAMES FOR 100-PIN DEVICES**

| 100-PIN TQFP (TOP VIEW) <sup>(1,2,3)</sup>                               |                                       | 100   |                                 | 1     |               |
|--|---------------------------------------|-------|---------------------------------|-------|---------------|
| PIC32MX330F064L<br>PIC32MX350F128L<br>PIC32MX350F256L<br>PIC32MX370F512L |                                       |       |                                 |       |               |
| Pin #  | Full Pin Name                         | Pin # | Full Pin Name                   | Pin # | Full Pin Name |
| 1  | RG15                                  | 36    | Vss                             |       |               |
| 2  | VDD                                   | 37    | VDD                             |       |               |
| 3  | AN22/RPE5/PMD5/RE5                    | 38    | TCK/CTED2/RA1                   |       |               |
| 4  | AN23/PMD6/RE6                         | 39    | RPF13/RF13                      |       |               |
| 5  | AN27/PMD7/RE7                         | 40    | RPF12/RF12                      |       |               |
| 6  | RPC1/RC1                              | 41    | AN12/PMA11/RB12                 |       |               |
| 7  | RPC2/RC2                              | 42    | AN13/PMA10/RB13                 |       |               |
| 8  | RPC3/RC3                              | 43    | AN14/RPB14/CTED5/PMA1/RB14      |       |               |
| 9  | RPC4/CTED7/RC4                        | 44    | AN15/RPB15/OCFB/CTED6/PMA0/RB15 |       |               |
| 10   | AN16/C1IND/RPG6/SCK2/PMA5/RG6         | 45    | Vss                             |       |               |
| 11   | AN17/C1INC/RPG7/PMA4/RG7              | 46    | VDD                             |       |               |
| 12   | AN18/C2IND/RPG8/PMA3/RG8              | 47    | RPD14/RD14                      |       |               |
| 13   | MCLR                                  | 48    | RPD15/RD15                      |       |               |
| 14   | AN19/C2INC/RPG9/PMA2/RG9              | 49    | RPF4/PMA9/RF4                   |       |               |
| 15   | Vss                                   | 50    | RPF5/PMA8/RF5                   |       |               |
| 16   | VDD                                   | 51    | RPF3/RF3                        |       |               |
| 17   | TMS/CTED1/RA0                         | 52    | RPF2/RF2                        |       |               |
| 18   | RPE8/RE8                              | 53    | RPF8/RF8                        |       |               |
| 19   | RPE9/RE9                              | 54    | RPF7/RF7                        |       |               |
| 20   | AN5/C1INA/RPB5/RB5                    | 55    | RPF6/SCK1/INT0/RF6              |       |               |
| 21   | AN4/C1INB/RB4                         | 56    | SDA1/RG3                        |       |               |
| 22   | PGED3/AN3/C2INA/RPB3/RB3              | 57    | SCL1/RG2                        |       |               |
| 23   | PGEC3/AN2/C2INB/RPB2/CTED13/RB2       | 58    | SCL2/RA2                        |       |               |
| 24   | PGEC1/AN1/RPB1/CTED12/RB1             | 59    | SDA2/RA3                        |       |               |
| 25   | PGED1/AN0/RPB0/RB0                    | 60    | TDI/CTED9/RA4                   |       |               |
| 26   | PGEC2/AN6/RPB6/RB6                    | 61    | TDO/RA5                         |       |               |
| 27   | PGED2/AN7/RPB7/CTED3/RB7              | 62    | VDD                             |       |               |
| 28   | VREF-/CVREF-/PMA7/RA9                 | 63    | OSC1/CLKI/RC12                  |       |               |
| 29   | VREF+/CVREF+/PMA6/RA10                | 64    | OSC2/CLKO/RC15                  |       |               |
| 30   | AVDD                                  | 65    | Vss                             |       |               |
| 31   | AVSS                                  | 66    | RPA14/RA14                      |       |               |
| 32   | AN8/RPB8/CTED10/RB8                   | 67    | RPA15/RA15                      |       |               |
| 33   | AN9/RPB9/CTED4/RB9                    | 68    | RPD8/RTCC/RD8                   |       |               |
| 34   | CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10 | 69    | RPD9/RD9                        |       |               |
| 35   | AN11/PMA12/RB11                       | 70    | RPD10/PMCS2/RD10                |       |               |

- Note**
- 1: The RPN pins can be used by remappable peripherals. See Table 1 for the available peripherals and **Section 12.3 "Peripheral Pin Select"** for restrictions.
  - 2: Every I/O port pin (RAX-RGX), with the exception of RF6, can be used as a change notification pin (CNAX-CNGX). See **Section 12.0 "I/O Ports"** for more information.
  - 3: RPF6 (pin 55) and RPF7 (pin 54) are only remappable for input functions.

# PIC32MX330/350/370/430/450/470

TABLE 5: PIN NAMES FOR 100-PIN DEVICES (CONTINUED)

| <p>100-PIN TQFP (TOP VIEW)<sup>(1,2)</sup></p> <p>PIC32MX430F064L<br/> PIC32MX450F128L<br/> PIC32MX450F256L<br/> PIC32MX470F512L</p> <p>100</p> <p>1</p> |                       |       |                     |
|--|-----------------------|-------|---------------------|
| Pin #  | Full Pin Name         | Pin # | Full Pin Name       |
| 71   | RPD11/PMCS1/RD11      | 86    | VDD                 |
| 72   | RPD0/INT0/RD0         | 87    | RPF0/PMD11/RF0      |
| 73   | SOSCI/RPC13/RC13      | 88    | RPF1/PMD10/RF1      |
| 74   | SOSCO/RPC14/T1CK/RC14 | 89    | RPG1/PMD9/RG1       |
| 75   | Vss                   | 90    | RPG0/PMD8/RG0       |
| 76   | AN24/RPD1/RD1         | 91    | TRCLK/RA6           |
| 77   | AN25/RPD2/RD2         | 92    | TRD3/CTED8/RA7      |
| 78   | AN26/RPD3/RD3         | 93    | PMD0/RE0            |
| 79   | RPD12/PMD12/RD12      | 94    | PMD1/RE1            |
| 80   | PMD13/RD13            | 95    | TRD2/RG14           |
| 81   | RPD4/PMWR/RD4         | 96    | TRD1/RG12           |
| 82   | RPD5/PMRD/RD5         | 97    | TRD0/RG13           |
| 83   | PMD14/RD6             | 98    | AN20/CTPLS/PMD2/RE2 |
| 84   | PMD15/RD7             | 99    | RPE3/PMD3/RE3       |
| 85   | VCAP                  | 100   | AN21/PMD4/RE4       |

- Note** 1: The RPN pins can be used by remappable peripherals. See Table 1 for the available peripherals and **Section 12.3 “Peripheral Pin Select”** for restrictions.
- 2: Every I/O port pin (RBx-RGx) can be used as a change notification pin (CNBx-CNGx). See **Section 12.0 “I/O Ports”** for more information.


# PIC32MX330/350/370/430/450/470

## Table of Contents

|      |   |     |
|------|---|-----|
| 1.0  | Device Overview .....                                   | 17  |
| 2.0  | Guidelines for Getting Started with 32-bit MCUs.....    | 27  |
| 3.0  | CPU.....  | 35  |
| 4.0  | Memory Organization.....                                | 39  |
| 5.0  | Flash Program Memory.....                               | 53  |
| 6.0  | Resets .....  | 59  |
| 7.0  | Interrupt Controller .....                              | 63  |
| 8.0  | Oscillator Configuration .....                          | 73  |
| 9.0  | Prefetch Cache.....                                     | 83  |
| 10.0 | Direct Memory Access (DMA) Controller .....             | 93  |
| 11.0 | USB On-The-Go (OTG).....                                | 113 |
| 12.0 | I/O Ports .....   | 137 |
| 13.0 | Timer1 .....  | 167 |
| 14.0 | Timer2/3, Timer4/5 .....                                | 171 |
| 15.0 | Watchdog Timer (WDT) .....                              | 177 |
| 16.0 | Input Capture.....                                      | 181 |
| 17.0 | Output Compare.....                                     | 185 |
| 18.0 | Serial Peripheral Interface (SPI).....                  | 189 |
| 19.0 | Inter-Integrated Circuit (I <sup>2</sup> C).....        | 197 |
| 20.0 | Universal Asynchronous Receiver Transmitter (UART)..... | 205 |
| 21.0 | Parallel Master Port (PMP).....                         | 213 |
| 22.0 | Real-Time Clock and Calendar (RTCC).....                | 223 |
| 23.0 | 10-bit Analog-to-Digital Converter (ADC).....           | 233 |
| 24.0 | Comparator .....  | 243 |
| 25.0 | Comparator Voltage Reference (CVREF) .....              | 247 |
| 26.0 | Charge Time Measurement Unit (CTMU) .....               | 251 |
| 27.0 | Power-Saving Features .....                             | 257 |
| 28.0 | Special Features .....                                  | 261 |
| 29.0 | Instruction Set .....                                   | 273 |
| 30.0 | Development Support.....                                | 275 |
| 31.0 | Electrical Characteristics .....                        | 279 |
| 32.0 | DC and AC Device Characteristics Graphs.....            | 329 |
| 33.0 | Packaging Information.....                              | 333 |
|      | The Microchip Web Site .....                            | 359 |
|      | Customer Change Notification Service .....              | 359 |
|      | Customer Support.....                                   | 359 |
|      | Product Identification System .....                     | 360 |

# PIC32MX330/350/370/430/450/470

**FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION**



## 2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7 µF to 47 µF. This capacitor should be located as close to the device as possible.

## 2.3 Capacitor on Internal Voltage Regulator (VCAP)

### 2.3.1 INTERNAL REGULATOR MODE

A low-ESR (3 ohm) capacitor is required on the VCAP pin, which is used to stabilize the internal voltage regulator output. The VCAP pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to **Section 31.0 “Electrical Characteristics”** for additional information on CEFC specifications.

## 2.4 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions:


- Device Reset
- Device programming and debugging

Pulling The MCLR pin low generates a device Reset. Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components illustrated in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

**FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS**



# PIC32MX330/350/370/430/450/470

## REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 18-16 **PLLMULT<2:0>**: Phase-Locked Loop (PLL) Multiplier bits

- 111 = Clock is multiplied by 24
- 110 = Clock is multiplied by 21
- 101 = Clock is multiplied by 20
- 100 = Clock is multiplied by 19
- 011 = Clock is multiplied by 18
- 010 = Clock is multiplied by 17
- 001 = Clock is multiplied by 16
- 000 = Clock is multiplied by 15

bit 15 **Unimplemented**: Read as '0'

bit 14-12 **COSC<2:0>**: Current Oscillator Selection bits

- 111 = Internal Fast RC (FRC) Oscillator divided by OSCCON<FRCDIV> bits
- 110 = Internal Fast RC (FRC) Oscillator divided by 16
- 101 = Internal Low-Power RC (LPRC) Oscillator
- 100 = Secondary Oscillator (Sosc)
- 011 = Primary Oscillator (Posc) with PLL module (XTPLL, HSPLL or ECPLL)
- 010 = Primary Oscillator (Posc) (XT, HS or EC)
- 001 = Internal Fast RC Oscillator with PLL module via Postscaler (FRCPLL)
- 000 = Internal Fast RC (FRC) Oscillator

bit 11 **Unimplemented**: Read as '0'

bit 10-8 **NOOSC<2:0>**: New Oscillator Selection bits

- 111 = Internal Fast RC Oscillator (FRC) divided by OSCCON<FRCDIV> bits
- 110 = Internal Fast RC Oscillator (FRC) divided by 16
- 101 = Internal Low-Power RC (LPRC) Oscillator
- 100 = Secondary Oscillator (Sosc)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL)
- 010 = Primary Oscillator (XT, HS or EC)
- 001 = Internal Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL)
- 000 = Internal Fast Internal RC Oscillator (FRC)

On Reset, these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>).

bit 7 **CLKLOCK**: Clock Selection Lock Enable bit

If clock switching and monitoring is disabled (FCKSM<1:0> = 1x):

- 1 = Clock and PLL selections are locked
- 0 = Clock and PLL selections are not locked and may be modified

If clock switching and monitoring is enabled (FCKSM<1:0> = 0x):

Clock and PLL selections are never locked and may be modified.

bit 6 **ULOCK**: USB PLL Lock Status bit<sup>(1)</sup>

- 1 = Indicates that the USB PLL module is in lock or USB PLL module start-up timer is satisfied
- 0 = Indicates that the USB PLL module is out of lock or USB PLL module start-up timer is in progress or USB PLL is disabled

bit 5 **SLOCK**: PLL Lock Status bit

- 1 = PLL module is in lock or PLL module start-up timer is satisfied
- 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled

bit 4 **SLPEN**: Sleep Mode Enable bit

- 1 = Device will enter Sleep mode when a WAIT instruction is executed
- 0 = Device will enter Idle mode when a WAIT instruction is executed

bit 3 **CF**: Clock Fail Detect bit

- 1 = FSCM has detected a clock failure
- 0 = No clock failure has been detected

**Note 1:** This bit is available on PIC32MX4XX devices only.

**Note:** Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

# PIC32MX330/350/370/430/450/470

---

## REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 2     **UFRGEN**: USB FRC Clock Enable bit<sup>(1)</sup>  
          1 = Enable FRC as the clock source for the USB clock source  
          0 = Use the Primary Oscillator or USB PLL as the USB clock source
- bit 1     **SOSCEN**: Secondary Oscillator (Sosc) Enable bit  
          1 = Enable Secondary Oscillator  
          0 = Disable Secondary Oscillator
- bit 0     **OSWEN**: Oscillator Switch Enable bit  
          1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits  
          0 = Oscillator switch is complete

**Note 1:** This bit is available on PIC32MX4XX devices only.

**Note:** Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

# PIC32MX330/350/370/430/450/470

---

## REGISTER 10-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER (CONTINUED)

- bit 4     **CHDHIF:** Channel Destination Half Full Interrupt Flag bit  
          1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)  
          0 = No interrupt is pending
- bit 3     **CHBCIF:** Channel Block Transfer Complete Interrupt Flag bit  
          1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a  
              pattern match event occurs  
          0 = No interrupt is pending
- bit 2     **CHCCIF:** Channel Cell Transfer Complete Interrupt Flag bit  
          1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)  
          0 = No interrupt is pending
- bit 1     **CHTAIF:** Channel Transfer Abort Interrupt Flag bit  
          1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted  
          0 = No interrupt is pending
- bit 0     **CHERIF:** Channel Address Error Interrupt Flag bit  
          1 = A channel address error has been detected  
              Either the source or the destination address is invalid.  
          0 = No interrupt is pending

# PIC32MX330/350/370/430/450/470

## 12.1 Parallel I/O (PIO) Ports

All port pins have ten registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

### 12.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx, and TRISx registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the presence of outputs higher than VDD (e.g., 5V) on any desired 5V-tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the “**Device Pin Tables**” section for the available pins and their functionality.

### 12.1.2 CONFIGURING ANALOG AND DIGITAL PORT PINS

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs must have their corresponding ANSEL and TRIS bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

If the TRIS bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or Comparator module.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

### 12.1.3 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP.

### 12.1.4 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports allows the PIC32MX330/350/370/430/450/470 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a change-of-state.

Five control registers are associated with the CN functionality of each I/O port. The CNENx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

The CNSTATx register indicates whether a change occurred on the corresponding pin since the last read of the PORTx bit.

Each I/O pin also has a weak pull-up and every I/O pin has a weak pull-down connected to it. The pull-ups act as a current source or sink source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups and pull-downs are enabled separately using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

**Note:** Pull-ups and pull-downs on change notification pins should always be disabled when the port pin is configured as a digital output. They should also be disabled on 5V tolerant pins when the pin voltage can exceed VDD.

An additional control register (CNCONx) is shown in Register 12-3.

## 12.2 CLR, SET, and INV Registers

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

**TABLE 12-7: PORTD REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, AND PIC32MX470F512L DEVICES ONLY**

| Virtual Address<br>(BF88_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits          |               |               |               |               |               |              |              |              |              |              |              |              |              |              |              | All<br>Resets |
|-----------------------------|---------------------------------|-----------|---------------|---------------|---------------|---------------|---------------|---------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|
|                             |                                 |           | 31/15         | 30/14         | 29/13         | 28/12         | 27/11         | 26/10         | 25/9         | 24/8         | 23/7         | 22/6         | 21/5         | 20/4         | 19/3         | 18/2         | 17/1         | 16/0         |               |
| 6300                        | ANSELD                          | 31:16     | —             | —             | —             | —             | —             | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | —             | —             | —             | —             | —             | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | —             |
| 6310                        | TRISD                           | 31:16     | —             | —             | —             | —             | —             | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | TRISD15       | TRISD14       | TRISD13       | TRISD12       | TRISD11       | TRISD10       | TRISD9       | TRISD8       | TRISD7       | TRISD6       | TRISD5       | TRISD4       | TRISD3       | TRISD2       | TRISD1       | TRISD0       | xxxx          |
| 5320                        | PORTD                           | 31:16     | —             | —             | —             | —             | —             | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | RD15          | RD14          | RD13          | RD12          | RD11          | RD10          | RD9          | RD8          | RD7          | RD6          | RD5          | RD4          | RD3          | RD2          | RD1          | RD0          | xxxx          |
| 6330                        | LATD                            | 31:16     | —             | —             | —             | —             | —             | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | LATD15        | LATD14        | LATD13        | LATD12        | LATD11        | LATD10        | LATD9        | LATD8        | LATD7        | LATD6        | LATD5        | LATD4        | LATD3        | LATD2        | LATD1        | LATD0        | xxxx          |
| 6340                        | ODCD                            | 31:16     | —             | —             | —             | —             | —             | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | ODCD15        | ODCD14        | ODCD13        | ODCD12        | ODCD11        | ODCD10        | ODCD9        | ODCD8        | ODCD7        | ODCD6        | ODCD5        | ODCD4        | ODCD3        | ODCD2        | ODCD1        | ODCD0        | xxxx          |
| 6350                        | CNPUD                           | 31:16     | —             | —             | —             | —             | —             | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | CNPUD15       | CNPUD14       | CNPUD13       | CNPUD12       | CNPUD11       | CNPUD10       | CNPUD9       | CNPUD8       | CNPUD7       | CNPUD6       | CNPUD5       | CNPUD4       | CNPUD3       | CNPUD2       | CNPUD1       | CNPUD0       | xxxx          |
| 6360                        | CNPDD                           | 31:16     | —             | —             | —             | —             | —             | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | CNPDD15       | CNPDD14       | CNPDD13       | CNPDD12       | CNPDD11       | CNPDD10       | CNPDD9       | CNPDD8       | CNPDD7       | CNPDD6       | CNPDD5       | CNPDD4       | CNPDD3       | CNPDD2       | CNPDD1       | CNPDD0       | xxxx          |
| 6370                        | CNCOND                          | 31:16     | —             | —             | —             | —             | —             | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | ON            | —             | SIDL          | —             | —             | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
| 6380                        | CNEND                           | 31:16     | —             | —             | —             | —             | —             | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | CNIED15       | CNIED14       | CNIED13       | CNIED12       | CNIED11       | CNIED10       | CNIED9       | CNIED8       | CNIED7       | CNIED6       | CNIED5       | CNIED4       | CNIED3       | CNIED2       | CNIED1       | CNIED0       | xxxx          |
| 6390                        | CNSTATD                         | 31:16     | —             | —             | —             | —             | —             | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                                 | 15:0      | CNS<br>TATD15 | CN<br>STATD14 | CN<br>STATD13 | CN<br>STATD12 | CN<br>STATD11 | CN<br>STATD10 | CN<br>STATD9 | CN<br>STATD8 | CN<br>STATD7 | CN<br>STATD6 | CN<br>STATD5 | CN<br>STATD4 | CN<br>STATD3 | CN<br>STATD2 | CN<br>STATD1 | CN<br>STATD0 | xxxx          |

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.2 “CLR, SET, and INV Registers”** for more information.

**TABLE 12-13: PORTF REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, AND PIC32MX370F512H DEVICES ONLY**

| Virtual Address (BF88_#) | Register Name(1) | Bit Range | Bits  |       |       |       |       |       |      |      |      |        |          |          |          |          |          | All Resets |      |
|--------------------------|------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|--------|----------|----------|----------|----------|----------|------------|------|
|                          |                  |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6   | 21/5     | 20/4     | 19/3     | 18/2     | 17/1     |            | 16/0 |
| 6510                     | TRISF            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —      | —        | —        | —        | —        | —        | —          | 0000 |
|                          |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | TRISF6 | TRISF5   | TRISF4   | TRISF3   | TRISF2   | TRISF1   | TRISF0     | xxxx |
| 6520                     | PORTF            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —      | —        | —        | —        | —        | —        | —          | 0000 |
|                          |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | RF6    | RF5      | RF4      | RF3      | RF2      | RF1      | RF0        | xxxx |
| 6530                     | LATF             | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —      | —        | —        | —        | —        | —        | —          | 0000 |
|                          |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | LATF6  | LATF5    | LATF4    | LATF3    | LATF2    | LATF1    | LATF0      | xxxx |
| 6540                     | ODCF             | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —      | —        | —        | —        | —        | —        | —          | 0000 |
|                          |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | ODCF6  | ODCF5    | ODCF4    | ODCF3    | ODCF2    | ODCF1    | ODCF0      | xxxx |
| 6550                     | CNPUF            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —      | —        | —        | —        | —        | —        | —          | 0000 |
|                          |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | CNPUF6 | CNPUF5   | CNPUF4   | CNPUF3   | CNPUF2   | CNPUF1   | CNPUF0     | xxxx |
| 6560                     | CNPDF            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —      | —        | —        | —        | —        | —        | —          | 0000 |
|                          |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | CNPDF6 | CNPDF5   | CNPDF4   | CNPDF3   | CNPDF2   | CNPDF1   | CNPDF0     | xxxx |
| 6570                     | CNCONF           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —      | —        | —        | —        | —        | —        | —          | 0000 |
|                          |                  | 15:0      | ON    | —     | SIDL  | —     | —     | —     | —    | —    | —    | —      | —        | —        | —        | —        | —        | —          | 0000 |
| 6580                     | CNENF            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —      | —        | —        | —        | —        | —        | —          | 0000 |
|                          |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —      | CNIEF5   | CNIEF4   | CNIEF3   | CNIEF2   | CNIEF1   | CNIEF0     | xxxx |
| 6590                     | CNSTATF          | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —      | —        | —        | —        | —        | —        | —          | 0000 |
|                          |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —      | CNSTATF5 | CNSTATF4 | CNSTATF3 | CNSTATF2 | CNSTATF1 | CNSTATF0   | xxxx |

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 “CLR, SET, and INV Registers” for more information.

**TABLE 12-15: PORTG REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, AND PIC32MX470F512L DEVICES ONLY**

| Virtual Address (BF88_#) | Register Name <sup>(1)</sup> | Bit Range | Bits       |            |            |            |       |       |           |           |           |           |      |      |                    |                    |           | All Resets |      |
|--------------------------|------------------------------|-----------|------------|------------|------------|------------|-------|-------|-----------|-----------|-----------|-----------|------|------|--------------------|--------------------|-----------|------------|------|
|                          |                              |           | 31/15      | 30/14      | 29/13      | 28/12      | 27/11 | 26/10 | 25/9      | 24/8      | 23/7      | 22/6      | 21/5 | 20/4 | 19/3               | 18/2               | 17/1      |            | 16/0 |
| 6600                     | ANSELG                       | 31:16     | —          | —          | —          | —          | —     | —     | —         | —         | —         | —         | —    | —    | —                  | —                  | —         | —          | 0000 |
|                          |                              | 15:0      | —          | —          | —          | —          | —     | —     | ANSELG9   | ANSELG8   | ANSELG7   | ANSELG6   | —    | —    | —                  | —                  | —         | —          | 01C0 |
| 6610                     | TRISG                        | 31:16     | —          | —          | —          | —          | —     | —     | —         | —         | —         | —         | —    | —    | —                  | —                  | —         | —          | 0000 |
|                          |                              | 15:0      | TRISG15    | TRISG14    | TRISG13    | TRISG12    | —     | —     | TRISG9    | TRISG8    | TRISG7    | TRISG6    | —    | —    | TRISG3             | TRISG2             | TRISG1    | TRISG0     | xxxx |
| 6620                     | PORTG                        | 31:16     | —          | —          | —          | —          | —     | —     | —         | —         | —         | —         | —    | —    | —                  | —                  | —         | —          | 0000 |
|                          |                              | 15:0      | RG15       | RG14       | RG13       | RG12       | —     | —     | RG9       | RG8       | RG7       | RG6       | —    | —    | RG3 <sup>(2)</sup> | RG2 <sup>(2)</sup> | RG1       | RG0        | xxxx |
| 6630                     | LATG                         | 31:16     | —          | —          | —          | —          | —     | —     | —         | —         | —         | —         | —    | —    | —                  | —                  | —         | —          | 0000 |
|                          |                              | 15:0      | LATG15     | LATG14     | LATG13     | LATG12     | —     | —     | LATG9     | LATG8     | LATG7     | LATG6     | —    | —    | LATG3              | LATG2              | LATG1     | LATG0      | xxxx |
| 6640                     | ODCG                         | 31:16     | —          | —          | —          | —          | —     | —     | —         | —         | —         | —         | —    | —    | —                  | —                  | —         | —          | 0000 |
|                          |                              | 15:0      | ODCG15     | ODCG14     | ODCG13     | ODCG12     | —     | —     | ODCG9     | ODCG8     | ODCG7     | ODCG6     | —    | —    | ODCG3              | ODCG2              | ODCG1     | ODCG0      | xxxx |
| 6650                     | CNPUG                        | 31:16     | —          | —          | —          | —          | —     | —     | —         | —         | —         | —         | —    | —    | —                  | —                  | —         | —          | 0000 |
|                          |                              | 15:0      | CNPUG15    | CNPUG14    | CNPUG13    | CNPUG12    | —     | —     | CNPUG9    | CNPUG8    | CNPUG7    | CNPUG6    | —    | —    | CNPUG3             | CNPUG2             | CNPUG1    | CNPUG0     | xxxx |
| 6660                     | CNPDG                        | 31:16     | —          | —          | —          | —          | —     | —     | —         | —         | —         | —         | —    | —    | —                  | —                  | —         | —          | 0000 |
|                          |                              | 15:0      | CNPDG15    | CNPDG14    | CNPDG13    | CNPDG12    | —     | —     | CNPDG9    | CNPDG8    | CNPDG7    | CNPDG6    | —    | —    | CNPDG3             | CNPDG2             | CNPDG1    | CNPDG0     | xxxx |
| 6670                     | CNCONG                       | 31:16     | —          | —          | —          | —          | —     | —     | —         | —         | —         | —         | —    | —    | —                  | —                  | —         | —          | 0000 |
|                          |                              | 15:0      | ON         | —          | SIDL       | —          | —     | —     | —         | —         | —         | —         | —    | —    | —                  | —                  | —         | —          | 0000 |
| 6680                     | CNENG                        | 31:16     | —          | —          | —          | —          | —     | —     | —         | —         | —         | —         | —    | —    | —                  | —                  | —         | —          | 0000 |
|                          |                              | 15:0      | CNIEG15    | CNIEG14    | CNIEG13    | CNIEG12    | —     | —     | CNIEG9    | CNIEG8    | CNIEG7    | CNIEG6    | —    | —    | CNIEG3             | CNIEG2             | CNIEG1    | CNIEG0     | xxxx |
| 6690                     | CNSTATG                      | 31:16     | —          | —          | —          | —          | —     | —     | —         | —         | —         | —         | —    | —    | —                  | —                  | —         | —          | 0000 |
|                          |                              | 15:0      | CN STATG15 | CN STATG14 | CN STATG13 | CN STATG12 | —     | —     | CN STATG9 | CN STATG8 | CN STATG7 | CN STATG6 | —    | —    | CN STATG3          | CN STATG2          | CN STATG1 | CN STATG0  | xxxx |

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

- Note** 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.2 “CLR, SET, and INV Registers”** for more information.
- 2: This bit only implemented on devices without a USB module.

**TABLE 12-16: PORTG REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, PIC32MX370F512H, PIC32MX430F064H, PIC32MX450F128H, PIC32MX450F256H, AND PIC32MX470F512H DEVICES ONLY**

| Virtual Address<br>(BF88_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits  |       |       |       |       |       |              |              |              |              |      |      |                    |                    |      |      | All<br>Resets |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|--------------|--------------|--------------|--------------|------|------|--------------------|--------------------|------|------|---------------|
|                             |                                 |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9         | 24/8         | 23/7         | 22/6         | 21/5 | 20/4 | 19/3               | 18/2               | 17/1 | 16/0 |               |
| 6600                        | ANSELG                          | 31:16     | —     | —     | —     | —     | —     | —     | —            | —            | —            | —            | —    | —    | —                  | —                  | —    | —    | 0000          |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | ANSELG9      | ANSELG8      | ANSELG7      | ANSELG6      | —    | —    | —                  | —                  | —    | —    | 01C0          |
| 6610                        | TRISG                           | 31:16     | —     | —     | —     | —     | —     | —     | —            | —            | —            | —            | —    | —    | —                  | —                  | —    | —    | 0000          |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | TRISG9       | TRISG8       | TRISG7       | TRISG6       | —    | —    | TRISG3             | TRISG2             | —    | —    | xxxx          |
| 6620                        | PORTG                           | 31:16     | —     | —     | —     | —     | —     | —     | —            | —            | —            | —            | —    | —    | —                  | —                  | —    | —    | 0000          |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | RG9          | RG8          | RG7          | RG6          | —    | —    | RG3 <sup>(2)</sup> | RG2 <sup>(2)</sup> | —    | —    | xxxx          |
| 6630                        | LATG                            | 31:16     | —     | —     | —     | —     | —     | —     | —            | —            | —            | —            | —    | —    | —                  | —                  | —    | —    | 0000          |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | LATG9        | LATG8        | LATG7        | LATG6        | —    | —    | LATG3              | LATG2              | —    | —    | xxxx          |
| 6640                        | ODCG                            | 31:16     | —     | —     | —     | —     | —     | —     | —            | —            | —            | —            | —    | —    | —                  | —                  | —    | —    | 0000          |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | ODCG9        | ODCG8        | ODCG7        | ODCG6        | —    | —    | ODCG3              | ODCG2              | —    | —    | xxxx          |
| 6650                        | CNPUG                           | 31:16     | —     | —     | —     | —     | —     | —     | —            | —            | —            | —            | —    | —    | —                  | —                  | —    | —    | 0000          |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | CNPUG9       | CNPUG8       | CNPUG7       | CNPUG6       | —    | —    | CNPUG3             | CNPUG2             | —    | —    | xxxx          |
| 6660                        | CNPDG                           | 31:16     | —     | —     | —     | —     | —     | —     | —            | —            | —            | —            | —    | —    | —                  | —                  | —    | —    | 0000          |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | CNPDG9       | CNPDG8       | CNPDG7       | CNPDG6       | —    | —    | CNPDG3             | CNPDG2             | —    | —    | xxxx          |
| 6670                        | CNCONG                          | 31:16     | —     | —     | —     | —     | —     | —     | —            | —            | —            | —            | —    | —    | —                  | —                  | —    | —    | 0000          |
|                             |                                 | 15:0      | ON    | —     | SIDL  | —     | —     | —     | —            | —            | —            | —            | —    | —    | —                  | —                  | —    | —    | 0000          |
| 6680                        | CNENG                           | 31:16     | —     | —     | —     | —     | —     | —     | —            | —            | —            | —            | —    | —    | —                  | —                  | —    | —    | 0000          |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | CNIEG9       | CNIEG8       | CNIEG7       | CNIEG6       | —    | —    | CNIEG3             | CNIEG2             | —    | —    | xxxx          |
| 6690                        | CNSTATG                         | 31:16     | —     | —     | —     | —     | —     | —     | —            | —            | —            | —            | —    | —    | —                  | —                  | —    | —    | 0000          |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | CN<br>STATG9 | CN<br>STATG8 | CN<br>STATG7 | CN<br>STATG6 | —    | —    | CN<br>STATG3       | CN<br>STATG2       | —    | —    | xxxx          |

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.2 “CLR, SET, and INV Registers”** for more information.

**2:** This bit is only available on devices without a USB module.

## 17.0 OUTPUT COMPARE


**Note:** This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 16. "Output Compare"** (DS60001111), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site ([www.microchip.com/pic32](http://www.microchip.com/pic32)).

The Output Compare module is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the Output Compare module generates an event based on the selected mode of operation.

The following are key features of this module:

- Multiple Output Compare modules in a device
- Programmable interrupt generation on compare event
- Single and Dual Compare modes
- Single and continuous output pulse generation
- Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Can operate from either of two available 16-bit time bases or a single 32-bit time base

**FIGURE 17-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM**



## REGISTER 26-1: CTMUCON: CTMU CONTROL REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4      | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1          | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|---------------------|----------------|----------------|------------------------|---------------|
| 31:24     | R/W-0          | R/W-0          | R/W-0          | R/W-0               | R/W-0          | R/W-0          | R/W-0                  | R/W-0         |
|           | EDG1MOD        | EDG1POL        | EDG1SEL<3:0>   |                     |                |                | EDG2STAT               | EDG1STAT      |
| 23:16     | R/W-0          | R/W-0          | R/W-0          | R/W-0               | R/W-0          | R/W-0          | U-0                    | U-0           |
|           | EDG2MOD        | EDG2POL        | EDG2SEL<3:0>   |                     |                |                | —                      | —             |
| 15:8      | R/W-0          | U-0            | R/W-0          | R/W-0               | R/W-0          | R/W-0          | R/W-0                  | R/W-0         |
|           | ON             | —              | CTMUSIDL       | TGEN <sup>(1)</sup> | EDGEN          | EDGSEQEN       | IDISSEN <sup>(2)</sup> | CTTRIG        |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0               | R/W-0          | R/W-0          | R/W-0                  | R/W-0         |
|           | ITRIM<5:0>     |                |                |                     |                |                | IRNG<1:0>              |               |

### Legend:

|                   |                  |  |
|-------------------|------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      x = Bit is unknown |

bit 31    **EDG1MOD:** Edge 1 Edge Sampling Select bit

1 = Input is edge-sensitive  
0 = Input is level-sensitive

bit 30    **EDG1POL:** Edge 1 Polarity Select bit

1 = Edge 1 programmed for a positive edge response  
0 = Edge 1 programmed for a negative edge response

bit 29-26 **EDG1SEL<3:0>:** Edge 1 Source Select bits

1111 = Reserved  
1110 = C2OUT pin is selected  
1101 = C1OUT pin is selected  
1100 = IC3 Capture Event is selected  
1011 = IC2 Capture Event is selected  
1010 = IC1 Capture Event is selected  
1001 = CTED8 pin is selected  
1000 = CTED7 pin is selected  
0111 = CTED6 pin is selected  
0110 = CTED5 pin is selected  
0101 = CTED4 pin is selected  
0100 = CTED3 pin is selected  
0011 = CTED1 pin is selected  
0010 = CTED2 pin is selected  
0001 = OC1 Compare Event is selected  
0000 = Timer1 Event is selected

bit 25    **EDG2STAT:** Edge 2 Status bit

Indicates the status of Edge 2 and can be written to control edge source

1 = Edge 2 has occurred  
0 = Edge 2 has not occurred

**Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.

**2:** The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.


**3:** Refer to the CTMU Current Source Specifications (Table 31-42) in **Section 31.0 "Electrical Characteristics"** for current values.

**4:** This bit setting is not available for the CTMU temperature diode.


# PIC32MX330/350/370/430/450/470

**FIGURE 31-4: POWER-ON RESET TIMING CHARACTERISTICS**

*Internal Voltage Regulator Enabled*  
*Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)*



*Internal Voltage Regulator Enabled*  
*Clock Sources = (HS, HSPLL, XT, XTPLL and Sosc)*



**Note 1:** The power-up period will be extended if the power-up sequence completes before the device exits from BOR ( $VDD < VDDMIN$ ).

**2:** Includes interval voltage regulator stabilization delay.

# PIC32MX330/350/370/430/450/470

**TABLE 31-34: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)**


| AC CHARACTERISTICS |         |                            |                        | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature 0°C ≤ TA ≤ +70°C for Commercial<br>-40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +105°C for V-temp |      |       |   |
|--------------------|---------|----------------------------|------------------------|--|------|-------|---|
| Param. No.         | Symbol  | Characteristics            |                        | Min.   | Max. | Units | Conditions  |
| IS10               | TLO:SCL | Clock Low Time             | 100 kHz mode           | 4.7  | —    | μs    | PBCLK must operate at a minimum of 800 kHz            |
|                    |         |                            | 400 kHz mode           | 1.3  | —    | μs    | PBCLK must operate at a minimum of 3.2 MHz            |
|                    |         |                            | 1 MHz mode<br>(Note 1) | 0.5  | —    | μs    | —   |
| IS11               | THI:SCL | Clock High Time            | 100 kHz mode           | 4.0  | —    | μs    | PBCLK must operate at a minimum of 800 kHz            |
|                    |         |                            | 400 kHz mode           | 0.6  | —    | μs    | PBCLK must operate at a minimum of 3.2 MHz            |
|                    |         |                            | 1 MHz mode<br>(Note 1) | 0.5  | —    | μs    | —   |
| IS20               | TF:SCL  | SDAx and SCLx Fall Time    | 100 kHz mode           | —  | 300  | ns    | Cb is specified to be from 10 to 400 pF               |
|                    |         |                            | 400 kHz mode           | 20 + 0.1 Cb  | 300  | ns    |   |
|                    |         |                            | 1 MHz mode<br>(Note 1) | —  | 100  | ns    |   |
| IS21               | TR:SCL  | SDAx and SCLx Rise Time    | 100 kHz mode           | —  | 1000 | ns    | Cb is specified to be from 10 to 400 pF               |
|                    |         |                            | 400 kHz mode           | 20 + 0.1 Cb  | 300  | ns    |   |
|                    |         |                            | 1 MHz mode<br>(Note 1) | —  | 300  | ns    |   |
| IS25               | TSU:DAT | Data Input Setup Time      | 100 kHz mode           | 250  | —    | ns    | —   |
|                    |         |                            | 400 kHz mode           | 100  | —    | ns    |   |
|                    |         |                            | 1 MHz mode<br>(Note 1) | 100  | —    | ns    |   |
| IS26               | THD:DAT | Data Input Hold Time       | 100 kHz mode           | 0  | —    | ns    | —   |
|                    |         |                            | 400 kHz mode           | 0  | 0.9  | μs    |   |
|                    |         |                            | 1 MHz mode<br>(Note 1) | 0  | 0.3  | μs    |   |
| IS30               | TSU:STA | Start Condition Setup Time | 100 kHz mode           | 4700   | —    | ns    | Only relevant for Repeated Start condition            |
|                    |         |                            | 400 kHz mode           | 600  | —    | ns    |   |
|                    |         |                            | 1 MHz mode<br>(Note 1) | 250  | —    | ns    |   |
| IS31               | THD:STA | Start Condition Hold Time  | 100 kHz mode           | 4000   | —    | ns    | After this period, the first clock pulse is generated |
|                    |         |                            | 400 kHz mode           | 600  | —    | ns    |   |
|                    |         |                            | 1 MHz mode<br>(Note 1) | 250  | —    | ns    |   |
| IS33               | TSU:STO | Stop Condition Setup Time  | 100 kHz mode           | 4000   | —    | ns    | —   |
|                    |         |                            | 400 kHz mode           | 600  | —    | ns    |   |
|                    |         |                            | 1 MHz mode<br>(Note 1) | 600  | —    | ns    |   |

**Note 1:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).


### 32.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

**Note:** The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.


**FIGURE 32-1:  $V_{OH}$  – 4x DRIVER PINS**




**FIGURE 32-3:  $V_{OL}$  – 4x DRIVER PINS**



**FIGURE 32-2:  $V_{OH}$  – 8x DRIVER PINS**




**FIGURE 32-4:  $V_{OL}$  – 8x DRIVER PINS**



# PIC32MX330/350/370/430/450/470

## 64-Terminal Plastic Quad Flat Pack, No Lead (RG) 9x9x0.9 mm Body [QFN] Saw Singulated

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-260A Sheet 1 of 2

# PIC32MX330/350/370/430/450/470

## 124-Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Dimension Limits                     | Units | MILLIMETERS |      |      |
|--------------------------------------|-------|-------------|------|------|
|                                      |       | MIN         | NOM  | MAX  |
| Contact Pitch                        | E     | 0.50 BSC    |      |      |
| Pad Clearance                        | G1    | 0.20        |      |      |
| Pad Clearance                        | G2    | 0.20        |      |      |
| Pad Clearance                        | G3    | 0.20        |      |      |
| Pad Clearance                        | G4    | 0.20        |      |      |
| Contact to Center Pad Clearance (X4) | G5    | 0.30        |      |      |
| Optional Center Pad Width            | T2    |             |      | 6.60 |
| Optional Center Pad Length           | W2    |             |      | 6.60 |
| Optional Center Pad Chamfer (X4)     | W3    |             | 0.10 |      |
| Contact Pad Spacing                  | C1    |             | 8.50 |      |
| Contact Pad Spacing                  | C2    |             | 8.50 |      |
| Contact Pad Width (X124)             | X1    |             |      | 0.30 |
| Contact Pad Length (X124)            | X2    |             |      | 0.30 |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2193A

# PIC32MX330/350/370/430/450/470

|  |     |
|--|-----|
| NVMDATA (Flash Program Data).....  | 57  |
| NVMKEY (Programming Unlock).....   | 56  |
| NVMSRCADDR (Source Data Address).....  | 57  |
| OCxCON (Output Compare x Control).....   | 187 |
| OSCCON (Oscillator Control).....   | 76  |
| PFABT (Prefetch Cache Abort Statistics).....   | 92  |
| PMADDR (Parallel Port Address).....  | 219 |
| PMAEN (Parallel Port Pin Enable).....  | 220 |
| PMCON (Parallel Port Control).....   | 215 |
| PMMODE (Parallel Port Mode).....   | 217 |
| PMSTAT (Parallel Port Status (Slave Modes Only)).....                                      | 221 |
| REFOCON (Reference Oscillator Control).....  | 80  |
| REFOTRIM (Reference Oscillator Trim).....  | 82  |
| RPNR (Peripheral Pin Select Output).....   | 165 |
| RSWRST (Software Reset).....   | 62  |
| RTCCON (RTC Control).....  | 225 |
| RTCDATE (RTC Date Value).....  | 230 |
| RTCTIME (RTC Time Value).....  | 229 |
| SPIxCON (SPI Control).....   | 191 |
| SPIxCON2 (SPI Control 2).....  | 194 |
| SPIxSTAT (SPI Status).....   | 195 |
| T1CON (Type A Timer Control).....  | 169 |
| TxCON (Type B Timer Control).....  | 174 |
| U1ADDR (USB Address).....  | 131 |
| U1BDTP1 (USB BDT Page 1).....  | 133 |
| U1BDTP2 (USB BDT Page 2).....  | 134 |
| U1BDTP3 (USB BDT Page 3).....  | 134 |
| U1CNFG1 (USB Configuration 1).....   | 135 |
| U1CON (USB Control).....   | 129 |
| U1EIE (USB Error Interrupt Enable).....  | 127 |
| U1EIR (USB Error Interrupt Status).....  | 125 |
| U1EP0-U1EP15 (USB Endpoint Control).....   | 136 |
| U1FRMH (USB Frame Number High).....  | 132 |
| U1FRML (USB Frame Number Low).....   | 131 |
| U1IE (USB Interrupt Enable).....   | 124 |
| U1IR (USB Interrupt).....  | 123 |
| U1OTGCON (USB OTG Control).....  | 121 |
| U1OTGIE (USB OTG Interrupt Enable).....  | 119 |
| U1OTGIR (USB OTG Interrupt Status).....  | 118 |
| U1OTGSTAT (USB OTG Status).....  | 120 |
| U1PWRC (USB Power Control).....  | 122 |
| U1SOF (USB SOF Threshold).....   | 133 |
| U1STAT (USB Status).....   | 128 |
| U1TOK (USB Token).....   | 132 |
| WDTCON (Watchdog Timer Control).....   | 179 |
| Resets.....  | 59  |
| Revision History.....  | 351 |
| RTCALRM (RTC ALARM Control).....   | 227 |
| <b>S</b>   |     |
| Serial Peripheral Interface (SPI).....   | 189 |
| Software Simulator (MPLAB SIM).....  | 277 |
| Special Features.....  | 261 |
| <b>T</b>   |     |
| Timer1 Module.....   | 167 |
| Timer2/3, Timer4/5 Modules.....  | 171 |
| Timing Diagrams  |     |
| 10-Bit Analog-to-Digital Conversion<br>(ASAM = 0, SSRC<2:0> = 000).....                    | 320 |
| 10-Bit Analog-to-Digital Conversion (ASAM = 1,<br>SSRC<2:0> = 111, SAMC<4:0> = 00001)..... | 321 |
| EJTAG.....   | 327 |
| External Clock.....  | 295 |
| I/O Characteristics.....   | 298 |
| I2Cx Bus Data (Master Mode).....   | 310 |
| I2Cx Bus Data (Slave Mode).....  | 313 |
| I2Cx Bus Start/Stop Bits (Master Mode).....  | 310 |
| I2Cx Bus Start/Stop Bits (Slave Mode).....   | 313 |
| Input Capture (CAPx).....  | 302 |
| OCx/PWM.....   | 303 |
| Output Compare (OCx).....  | 303 |
| Parallel Master Port Read.....   | 323 |
| Parallel Master Port Write.....  | 324 |
| Parallel Slave Port.....   | 322 |
| SPIx Master Mode (CKE = 0).....  | 304 |
| SPIx Master Mode (CKE = 1).....  | 305 |
| SPIx Slave Mode (CKE = 0).....   | 306 |
| SPIx Slave Mode (CKE = 1).....   | 308 |
| Timer1, 2, 3, 4, 5 External Clock.....   | 301 |
| UART Reception.....  | 212 |
| UART Transmission (8-bit or 9-bit Data).....   | 212 |
| Timing Requirements  |     |
| CLKO and I/O.....  | 298 |
| Timing Specifications  |     |
| I2Cx Bus Data Requirements (Master Mode).....  | 311 |
| I2Cx Bus Data Requirements (Slave Mode).....   | 314 |
| Input Capture Requirements.....  | 302 |
| Output Compare Requirements.....   | 303 |
| Simple OCx/PWM Mode Requirements.....  | 303 |
| SPIx Master Mode (CKE = 0) Requirements.....   | 304 |
| SPIx Master Mode (CKE = 1) Requirements.....   | 305 |
| SPIx Slave Mode (CKE = 1) Requirements.....  | 308 |
| SPIx Slave Mode Requirements (CKE = 0).....  | 306 |
| <b>U</b>   |     |
| UART.....  | 205 |
| USB On-The-Go (OTG).....   | 113 |
| <b>V</b>   |     |
| VCAP pin.....  | 272 |
| Voltage Regulator (On-Chip).....   | 272 |
| <b>W</b>   |     |
| WWW Address.....   | 359 |
| WWW, On-Line Support.....  | 14  |