

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx330f064l-v-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

TABLE 10-3: DMA CHANNEL 0 THROUGH CHANNEL 3 REGISTER MAP

ess		0								Bi	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	DCH0CON	31:16	_	_		_		_	_	_	_	_	_	_	_	_	_		0000
3060	DCHUCON	15:0	CHBUSY	—	_	—	_	—	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	l<1:0>	0000
3070	DCH0ECON	31:16	—	—	—	—	_	—	_	—		1	-		Q<7:0>	•			00FF
0070	DOINCEOUN	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FFF8
3080	DCH0INT	31:16	—	—	—	—	-	—	—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
0000	Borioitti	15:0	—	—	—	—	—	—	—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3090	DCH0SSA	31:16 15:0								CHSSA	<31:0>								0000
		31:16																	0000
30A0	DCH0DSA	15:0								CHDSA	A<31:0>								0000
		31:16	_	_	_		_	_	_	_	_	_	_	_	_	_		_	0000
30B0	DCH0SSIZ	15:0								CHSSIZ	Z<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
30C0	DCH0DSIZ	15:0								CHDSIZ	Z<15:0>								0000
0000		31:16	—	_	—	—	—	—	—	_	—		_	—	_	_	—	_	0000
30D0	DCH0SPTR	15:0								CHSPT	R<15:0>					•			0000
2050		31:16	_	_	_	—	_	_	_	_	_	_	_	_	_	_	_	_	0000
30E0	DCH0DPTR	15:0								CHDPT	R<15:0>								0000
2050	DCH0CSIZ	31:16	—		_	_	_	_	_	_	_	_	_	_	_	—	_	_	0000
30FU	DCHUCSIZ	15:0								CHCSIZ	Z<15:0>								0000
3100	DCH0CPTR	31:16	—	_		—		_	_	—	_	_	_	_	_	_	_		0000
3100	DCHUCFTK	15:0								CHCPT	R<15:0>		-						0000
3110	DCH0DAT	31:16	—	—		—	_	—	—	—		—	—	—	—	—	—	—	0000
5110	DONUDAI	15:0	—	—	_	—	_		—	—				CHPDA	AT<7:0>				0000
3120	DCH1CON	31:16	—	—	_	—	—		—		—	—	—	—	—	—	—	—	0000
0120	Bonnoon	15:0	CHBUSY	—	—	—	_	—	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN		CHEDET	CHPR	l<1:0>	0000
3130	DCH1ECON	31:16	—	—	—	—	—	—	—	—		1	-		Q<7:0>	-			OOFF
0.00		15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—		—	FFF8
3140	DCH1INT	31:16	-	_	_	—	_	—	_	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
55		15:0	—	_	—	—	—	—	—	-	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3150	DCH1SSA	31:16								CHSSA	<31:0>								0000
		15:0																	0000
3160	DCH1DSA	31:16								CHDSA	<31:0>								0000
		15:0								exadecimal									0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for Note 1: more information.

PIC32MX330/350/370/430/450/470

REGISTER 10-12: DCHxSSIZ: DMA CHANNEL 'x' SOURCE SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24		-	—	—	—	—	—	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16		—	—	—	_	—	_	_	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8		CHSSIZ<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				CHSSIZ	<7:0>				

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSSIZ<15:0>: Channel Source Size bits

1111111111111111 = 65,535 byte source size

REGISTER 10-13: DCHxDSIZ: DMA CHANNEL 'x' DESTINATION SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	—	_	_	—	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	_	—	_	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHDSIZ	<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				CHDSIZ	<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

TABLE 12-14: PORTF REGISTER MAP FOR PIC32MX430F064H, PIC32MX450F128H, PIC32MX450F256H, AND PIC32MX470F512H DEVICES ONLY

		U	ONLY																
ess		6								Bi	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6510	TRISF	31:16		-	—	—	-	—	—	—	-	-	—	_	—	_	—	-	0000
0310	TRIO	15:0	_	_	—	—	_	—			_		TRISF5	TRISF4	TRISF3	_	TRISF1	TRISF0	xxxx
6520	PORTF	31:16	—	—	—	—	—	—	—	—	—	—	—	-	—	—		—	0000
0020	TORM	15:0	_	_	—	—	_				_		RF5	RF4	RF3	_	RF1	RF0	xxxx
6530	LATF	31:16	—	—	—	—	_	—	—	—	_		—	—	—	—		—	0000
0000	5	15:0	—	—	—	—	_	—	—	—	_	_	LATF5	LATF4	LATF3	—	LATF1	LATF0	xxxx
6540	ODCF	31:16	—	—	—	—	_	—	—	—	_	_	—	—	—	—		—	0000
0010	0001	15:0	—	—	—	—	_	—	—	—	_	_	ODCF5	ODCF4	ODCF3	—	ODCF1	ODCF0	xxxx
6550	CNPUF	31:16	—	—	—	—	_	—	—	—	—	—	—	_	—	—	_	—	0000
0000		15:0	—	—	—	—	_	—	—	—	_	_	CNPUF5	CNPUF4	CNPUF3	—	CNPUF1	CNPUF0	xxxx
6560	CNPDF	31:16	—	—	—	—	-	—	—	—	—	_	—	-	_	—	-	—	0000
	0.11 5.	15:0	—	—	—	—	-	—	—	—	—	_	CNPDF5	CNPDF4	CNPDF3	—	CNPDF1	CNPDF0	xxxx
6570	CNCONF	31:16	_	—	—	_	_	—	—	—	—		—	_	—	_		_	0000
00.0	0.10011	15:0	ON	—	SIDL	—	-	—	—	—	—	—	—	-	—	—	—	—	0000
6580	CNENF	31:16	—	—	—	—	-	—	—	—	—	—	—	-	_	—	-	—	0000
		15:0	—	—	—	—	-	—	—	—	—	—	CNIEF5	CNIEF4	CNIEF3	—	CNIEF1	CNIEF0	xxxx
		31:16		—	_	—	_	—	—	—	—				—	_		—	0000
6590	CNSTATF	15:0		_	_	_	_	_	—	—	_	_	CN STATF5	CN STATF4	CN STATF3	_	CN STATF1	CN STATF0	xxxx

Legend: x = Unknown value on Reset; - = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MX330/350/370/430/450/470

16.1 Control Register

REGISTER 16-1: ICxCON: INPUT CAPTURE 'x' CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
01.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_		—	—		—	
15:8	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
	ON ⁽¹⁾	—	SIDL	—	—	—	FEDGE	C32
7:0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
Legend:								
R = Readabl	e hit		W = Writable	e hit	U = Unimpl	emented bit		
	e at POR: ('0',	'1' x = unkno			P = Program		r = Reserve	d hit
		1 , X – unkno			i – i logiai			
bit 31-16	Unimplemer	nted: Read as	s '0'					
bit 15	ON: Input Ca)				
	•							
	1 = Module is	s enabled						
	1 = Module is 0 = Disable a		ule, disable c	clocks, disable	e interrupt ge	eneration and	allow SFR n	nodificatior
bit 14		ind reset mod		clocks, disabl	e interrupt ge	eneration and	allow SFR n	nodificatior
	0 = Disable a	ind reset mod nted: Read as	; '0'	clocks, disable	e interrupt ge	eneration and	allow SFR n	nodificatior
	0 = Disable a Unimplemer	nd reset mod nted: Read as n Idle Control	sʻ0' bit	clocks, disable	e interrupt ge	eneration and	allow SFR n	nodificatior
	0 = Disable a Unimplemen SIDL: Stop in	nd reset mod nted: Read as n Idle Control PU Idle mode	sʻ0' bit		e interrupt ge	eneration and	allow SFR n	nodificatior
bit 13	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl	nd reset mod nted: Read as I Idle Control PU Idle mode to operate in	bit CPU Idle mo		e interrupt ge	eneration and	allow SFR n	nodificatior
bit 14 bit 13 bit 12-10 bit 9	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue	nd reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as	s '0' bit CPU Idle mo s '0'	ode				nodification
bit 13 bit 12-10	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen	nd reset mod nted: Read as a Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fin	s 'o' bit CPU Idle mo s 'o' ge Select bit (st	ode				nodification
bit 13 bit 12-10	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n	nd reset mod nted: Read as a Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin falling edge fin	s '0' bit CPU Idle mo s '0' ge Select bit (st rst	ode				nodification
bit 13 bit 12-10 bit 9	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n C32: 32-bit C 1 = 32-bit tim	Ind reset mod Inted: Read as In Idle Control PU Idle mode to operate in Inted: Read as t Capture Edge rising edge fin falling edge fin Capture Select ier resource co	s '0' bit CPU Idle mo s '0' ge Select bit o st rst t bit apture	ode				nodification
bit 13 bit 12-10 bit 9 bit 8	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim	nd reset mod nted: Read as a Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fir falling edge fir capture Selec her resource o her resource o	s '0' bit CPU Idle mo s '0' ge Select bit (st st st t bit sapture sapture	ode (only used in	mode 6, ICN	1<2:0> = 110)	nodification
bit 13 bit 12-10 bit 9	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture 1 0 = Capture 1 C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edge finising edge fin Capture Select her resource co her resource co her Select bit (E	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit apture apture Does not affe	ode (only used in ct timer selec	mode 6, ICN	1<2:0> = 110)	nodification
bit 13 bit 12-10 bit 9 bit 8	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin Capture Select her resource of the counter s	s '0' bit CPU Idle mo s '0' ge Select bit o st st t bit capture coes not affe source for cap	ode (only used in ct timer selec pture	mode 6, ICN	1<2:0> = 110)	nodification
bit 13 bit 12-10 bit 9 bit 8	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n 0 = Capture n 0 = Capture n 0 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin falling edge fin Capture Select her resource co ter resource co ter Select bit (E the counter s the counter s	s '0' bit CPU Idle mo s '0' ge Select bit o st st t bit apture apture Does not affe source for cal source for cal	ode (only used in ct timer selec pture	mode 6, ICN	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Interup	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fin falling edge fin Capture Select the resource of the counter se the counter	s '0' bit CPU Idle mo s '0' ge Select bit (st st t bit apture apture Does not affe source for cap source for cap l bits urth capture	ode (only used in ct timer selec pture pture event	mode 6, ICN	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture of 0 = Capture of 0 = Capture of C32: 32-bit Cl 1 = 32-bit time 0 = 16-bit time ICTMR: Time 0 = Timer3 is 1 = Timer2 is 1 = Timer2 is 11 = Interrup 10 = Interrup	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin Capture Select ther resource co the counter so the counter	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit capture cource for cap source for cap source for cap source for cap urth capture e	ode (only used in ct timer selec pture pture event vent	mode 6, ICN	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture of 0 = Capture of 0 = Capture of C32: 32-bit Cl 1 = 32-bit time 0 = 16-bit time ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Interrup 10 = Interrup 01 = Interrup	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin Capture Select ther resource co the counter se the counter	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit capture cource for cap source for cap source for cap urth capture e cond capture	ode (only used in ct timer selec pture pture event vent	mode 6, ICN	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture of 0 = Capture of C32: 32-bit Cl 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is 1 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin falling edge fin Capture Select the resource of the counter se the counter set the coun	s '0' bit CPU Idle mo s '0' ge Select bit o st rst t bit apture cource for ca source for	ode (only used in ct timer selec pture pture event vent e event	mode 6, ICM	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture for 0 = Capture for C32: 32-bit Cl 1 = 32-bit time 0 = 16-bit time 0 = Timer3 is 1 = Timer2 is 1 = Interrup 10 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin falling e	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit apture apture coorce for cal source for	ode (only used in ct timer selec pture pture event vent e event lag bit (read-o	mode 6, ICM	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture of 0 = Capture of C32: 32-bit Cl 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is 1 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin Capture Select the counter select the counter select the counter select bit (E the counter select bit (E	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit apture apture Source for cal source for cal for capture event flow Status F has occurred	ode (only used in ct timer selec pture pture event vent e event lag bit (read-o	mode 6, ICM	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture f 0 = Capture f C32: 32-bit Cl 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICl<1:0>: Interrup 10 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fir falling edge fir capture Select the resource of the counter se the counter	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit rapture cource for cal source for cal s	ode (only used in ct timer selec pture pture event vent e event lag bit (read-o d urred	mode 6, ICM tion when C	1<2:0> = 110)	nodification

Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	—	-	-	_	_	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16			_	_	_	_	—	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	_	SIDL	_	_	_	—	—
7.0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		-	OC32	OCFLT ⁽²⁾	OCTSEL		OCM<2:0>	

REGISTER 17-1: OCxCON: OUTPUT COMPARE 'x' CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, i	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Output Compare Peripheral On bit⁽¹⁾
 - 1 = Output Compare peripheral is enabled
 - 0 = Output Compare peripheral is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue operation when CPU enters Idle mode
 - 0 = Continue operation in Idle mode
- bit 12-6 Unimplemented: Read as '0'
- bit 5 OC32: 32-bit Compare Mode bit
 - 1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisions to the 32-bit timer source 0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source
- bit 4 OCFLT: PWM Fault Condition Status bit⁽²⁾
 - 1 = PWM Fault condition has occurred (cleared in HW only)
 - 0 = No PWM Fault condition has occurred
- bit 3 OCTSEL: Output Compare Timer Select bit
 - 1 = Timer3 is the clock source for this Output Compare module
 - 0 = Timer2 is the clock source for this Output Compare module
- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
 - 111 = PWM mode on OCx; Fault pin is enabled
 - 110 = PWM mode on OCx; Fault pin is disabled
 - 101 = Initialize OCx pin low; generate continuous output pulses on OCx pin
 - 100 = Initialize OCx pin low; generate single output pulse on OCx pin
 - 011 = Compare event toggles OCx pin
 - 010 = Initialize OCx pin high; compare event forces OCx pin low
 - 001 = Initialize OCx pin low; compare event forces OCx pin high
 - 000 = Output compare peripheral is disabled but continues to draw current
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - **2:** This bit is only used when OCM<2:0> = '111'. It is read as '0' in all other modes.

20.2 Timing Diagrams

Figure 20-2 and Figure 20-3 illustrate typical receive and transmit timing for the UART module.

FIGURE 20-2: UART RECEPTION





FIGURE 20-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



NOTES:

NOTES:

27.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid. To disable a peripheral, the associated PMDx bit must be set to '1'. To enable a peripheral, the associated PMDx bit must be cleared (default). See Table 27-1 for more information.

Note: Disabling a peripheral module while it's ON bit is set, may result in undefined behavior. The ON bit for the associated peripheral module must be cleared prior to disable a module via the PMDx bits.

TABLE 27-1:	PERIPHERAL MODULE DISABLE BITS AND LOCATIONS

Peripheral ⁽¹⁾	PMDx bit Name ⁽¹⁾	Register Name and Bit Location
ADC1	AD1MD	PMD1<0>
СТМИ	CTMUMD	PMD1<8>
Comparator Voltage Reference	CVRMD	PMD1<12>
Comparator 1	CMP1MD	PMD2<0>
Comparator 2	CMP2MD	PMD2<1>
Input Capture 1	IC1MD	PMD3<0>
Input Capture 2	IC2MD	PMD3<1>
Input Capture 3	IC3MD	PMD3<2>
Input Capture 4	IC4MD	PMD3<3>
Input Capture 5	IC5MD	PMD3<4>
Output Compare 1	OC1MD	PMD3<16>
Output Compare 2	OC2MD	PMD3<17>
Output Compare 3	OC3MD	PMD3<18>
Output Compare 4	OC4MD	PMD3<19>
Output Compare 5	OC5MD	PMD3<20>
Timer1	T1MD	PMD4<0>
Timer2	T2MD	PMD4<1>
Timer3	T3MD	PMD4<2>
Timer4	T4MD	PMD4<3>
Timer5	T5MD	PMD4<4>
UART1	U1MD	PMD5<0>
UART2	U2MD	PMD5<1>
UART3	U3MD	PMD5<2>
UART4	U4MD	PMD5<3>
UART5	U5MD	PMD5<4>
SPI1	SPI1MD	PMD5<8>
SPI2	SPI2MD	PMD5<9>
I2C1	I2C1MD	PMD5<16>
2C2	I2C2MD	PMD5<17>
USB ⁽²⁾	USBMD	PMD5<24>
RTCC	RTCCMD	PMD6<0>
Reference Clock Output	REFOMD	PMD6<1>
PMP	PMPMD	PMD6<16>

Note 1: Not all modules and associated PMDx bits are available on all devices. See TABLE 1: "PIC32MX330/350/ 370/430/450/470 Controller Family Features" for the lists of available peripherals.

2: Module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.

31.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MX330/350/370/430/450/470 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MX330/350/370/430/450/470 devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings

(See Note 1)

Ambient temperature under bias	40°C to +105°C
Storage temperature	
Voltage on VDD with respect to Vss	
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 2.3V$ (Note 3)	-0.3V to +6.0V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3)	-0.3V to +3.6V
Voltage on D+ or D- pin with respect to VUSB3V3	0.3V to (VUSB3V3 + 0.3V)
Voltage on VBUS with respect to VSS	-0.3V to +5.5V
Maximum current out of Vss pin(s)	
Maximum current into VDD pin(s) (Note 2)	
Maximum output current sourced/sunk by any 4x I/O pin	
Maximum output current sourced/sunk by any 8x I/O pin	
Maximum current sunk by all ports	
Maximum current sourced by all ports (Note 2)	150 mA

Note 1: Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).
- 3: See the "Device Pin Tables" section for the 5V tolerant pins.

					-DOWN CURRENT (IPD) nditions: 2.3V to 3.6V (unless otherwise stated)		
DC CHARACTERISTICS		Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial					
		$-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
		-40°C \leq TA \leq +105°C for V-temp					
Param. No.	Typ. ⁽²⁾	Max.	Units	Conditions			
PIC32MX330) Device	s Only					
Power-Down	n Curren	it (IPD) (N	lote 1)				
DC40k	20	55	μΑ	-40°C			
DC40I	38	55	μΑ	+25°C	Base Power-Down Current		
DC40n	128	167	μΑ	+85°C	Base Power-Down Current		
DC40m	261	419	μA	+105°C			
PIC32MX430	Device	s Only					
Power-Down	n Curren	it (IPD) (N	lote 1)				
DC40k	12	28	μΑ	-40°C			
DC40I	21	28	μΑ	+25°C	Base Power-Down Current		
DC40n	128	167	μΑ	+85°C			
DC40m	261	419	μA	+105°C			
PIC32MX350	0F128 De	evices O	nly				
Power-Down	n Curren	t (IPD) (N	lote 1)				
DC40k	31	70	μΑ	-40°C			
DC40I	45	70	μA	+25°C	Base Power-Down Current		
DC40n	175	280	μΑ	+85°C			
DC40m	415	600	μA	+105°C			
PIC32MX450	0F128 De	evices O	nly				
Power-Dow	n Curren	t (IPD) (N	lote 1)				
DC40k	19	35	μA	-40°C			
DC40I	28	35	μA	+25°C	Base Power-Down Current		
DC40n	175	280	μA	+85°C			
DC40m	415	600	μA	+105°C			
Note 1: Th	ne test co	onditions	for IPD m	easurements are	as follows:		

TABLE 31-7. DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- · RTCC and JTAG are disabled
- Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: 120 MHz commercial devices only (0°C to +70°C).

IABLE 31-7							
DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)				
			Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial				
			$-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
	(0)		$-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp				
Param. No. Typ. ⁽²⁾ Max.			Units	Conditions			
PIC32MX37	0 Device	s Only					
Power-Down	n Curren	it (IPD) (N	lote 1)				
DC40k	55	95	μA	-40°C			
DC40I	81	95	μA	+25°C	Base Power-Down Current		
DC40n	281	450	μA	+85°C			
DC40m	559	895	μA	+105°C			
PIC32MX47	0 Device	s Only			· · · · · · · · · · · · · · · · · · ·		
Power-Dow	n Curren	it (IPD) (N	lote 1)				
DC40k	33	78	μA	-40°C			
DC40o	33	78	μA	0°C(5)			
DC40I	49	78	μA	+25°C	Base Power-Down Current		
DC40p	281	450	μA	+70°C ⁽⁵⁾			
DC40n	281	450	μA	+85°C			
DC40m	559	895	μA	+105°C			
PIC32MX33	0/350/370	0/430/450)/470 Dev	vices			
Module Diffe	erential (Current					
DC41e	6.7	20	μA	3V	Watchdog Timer Current: ΔIWDT (Note 3)		
DC42e	29.1	50	μA	3V	RTCC + Timer1 w/32 kHz Crystal: △IRTCC (Note 3)		
DC43d	1000	1200	μA	3V	ADC: Aladc (Notes 3,4)		

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Note 1: The test conditions for IPD measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- **5:** 120 MHz commercial devices only (0°C to +70°C).

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Symbol	bol Characteristics		Typical ⁽¹⁾	Max.	Units	Conditions	
D130	Eр	Cell Endurance	20,000	—		E/W	—	
D131	Vpr	VDD for Read	2.3	—	3.6	V	—	
D132	VPEW	VDD for Erase or Write	2.3	—	3.6	V	—	
D134	TRETD	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	—	10		mA	—	
D138	Tww	Word Write Cycle Time ⁽⁴⁾	44	_	59	μs	—	
D136	Trw	Row Write Cycle Time ^(2,4)	2.8	3.3	3.8	ms	—	
D137	TPE	Page Erase Cycle Time ⁽⁴⁾	22	—	29	ms	—	
D139	TCE	Chip Erase Cycle Time ⁽⁴⁾	86	—	116	ms	—	

TABLE 31-12: DC CHARACTERISTICS: PROGRAM MEMORY⁽³⁾

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The minimum SYSCLK for row programming is 8 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).

- **3:** Refer to the *"PIC32 Flash Programming Specification"* (DS60001145) for operating conditions during programming and erase cycles.
- 4: This parameter depends on the FRC accuracy (see Table 31-20) and the FRC tuning values (see Register 8-2).


DC CHARACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
	-40°C \leq TA \leq +105°C for V-temp					
Required Flash Wait States	SYSCLK	Units	Conditions			
0 Wait State	0-40	MHz	-40°C to +85°C			
	0-30	MHz	-40°C to +105°C			
1 Wait State	41-80	MHz	-40°C to +85°C			
i Wait State	31-60	MHz	-40°C to +105°C			
2 Wait States	81-100	MHz	-40°C to +85°C			
	61-80	MHz	-40°C to +105°C			
3 Wait States	101-120	MHz	0°C to +70°C			

TABLE 31-18: EXTERNAL CLOCK TIMING REQUIREMENTS

			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)					
AC CHA	RACTER	RISTICS	$\begin{array}{ll} Operating \ temperature & 0^\circ C \leq TA \leq +70^\circ C \ for \ Commercial \\ -40^\circ C \leq TA \leq +85^\circ C \ for \ Industrial \\ -40^\circ C \leq TA \leq +105^\circ C \ for \ V\text{-temp} \end{array}$					
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions	
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC 4	_	50 50	MHz MHz	EC (Note 4) ECPLL (Note 3)	
OS11		Oscillator Crystal Frequency	3		10	MHz	XT (Note 4)	
OS12			4		10	MHz	XTPLL (Notes 3,4)	
OS13			10		25	MHz	HS (Note 4)	
OS14			10	_	25	MHz	HSPLL (Notes 3,4)	
OS15			32	32.768	100	kHz	Sosc (Note 4)	
OS20	Tosc	Tosc = 1/Fosc = Tcy (Note 2)	_	—	_	_	See parameter OS10 for Fosc value	
OS30	TosL, TosH	External Clock In (OSC1) High or Low Time	0.45 x Tosc		_	ns	EC (Note 4)	
OS31	TosR, TosF	External Clock In (OSC1) Rise or Fall Time	—	_	0.05 x Tosc	ns	EC (Note 4)	
OS40	Tost	Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and Sosc Clock Oscillator modes)	_	1024	_	Tosc	(Note 4)	
OS41	TFSCM	Primary Clock Fail Safe Time-out Period	—	2	—	ms	(Note 4)	
OS42	Gм	External Oscillator Transconductance (Primary Oscillator only)		12	_	mA/V	VDD = 3.3V, TA = +25°C (Note 4)	

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are not tested.


- 2: Instruction cycle period (TCY) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.
- **3:** PLL input requirements: 4 MHz \leq FPLLIN \leq 5 MHz (use PLL prescaler to reduce Fosc). This parameter is characterized, but tested at 10 MHz only at manufacturing.
- 4: This parameter is characterized, but not tested in manufacturing.





100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Ν	ILLIMETER	S	
Dimensior	MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC	-
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-193A Sheet 1 of 2

APPENDIX A: REVISION HISTORY

Revision A (July 2012)

This is the initial released version of the document.

Revision B (April 2013)

Note:	The status of this data sheet was updated to Preliminary; however, any electrical specifications listed for PIC32MX370/470					
	devices is to be considered Advance					
	Information and is marked accordingly.					

This revision includes the following updates, as shown in Table A-1.

TABLE A-1: MAJOR SECTION UPDATES

Section	Update Description
"32-bit Microcontrollers (up to 512	SRAM was changed from 32 KB to 64 KB.
KB Flash and 128 KB SRAM) with Audio/Graphics/Touch (HMI), USB, and Advanced Analog"	Data Memory (KB) was changed from 32 to 64 for the following devices (see Table 1):
	• PIC32MX350F256H
	• PIC32MX350F256L
	• PIC32MX450F256H
	• PIC32MX450F256L
	The following devices were added:
	• PIC32MX370F512H
	• PIC32MX370F512L
	• PIC32MX470F512H
	• PIC32MX470F512L
4.0 "Memory Organization"	The Memory Map for Devices with 256 KB of Program Memory was updated (see Figure 4-3).
	The Memory Map for Devices with 512 KB of Program Memory was added (see Figure 4-4).
7.0 "Interrupt Controller"	Updated the Interrupt IRQ, Vector and Bit Locations (see Table 7-1).
20.0 "Parallel Master Port (PMP)"	Added the CS2 bit and updated the ADDR bits in the Parallel Port Address register (see Register 20-3).
27.0 "Special Features"	Updated the PWP bit in the Device Configuration Word 3 register (see Register 27-4).
30.0 "Electrical Characteristics"	Note 2 in the DC Characteristics: Operating Current (IDD) were updated (see Table 30-5).
	Note 1 in the DC Characteristics: Idle Current (IIDLE) were updated (see Table 30-6).
	Note 1 in the DC Characteristics: Power-down Current (IPD) were updated (see Table 30-7).
	Updated Program Memory values for parameters D135 (Tww), D136 (Trw), and D137 (TPE and TCE) (see Table 30-12).
31.0 "DC and AC Device Characteristics Graphs"	New IDD, IIDLE, and IPD current graphs were added for PIC32MX330/430 devices and PIC32MX350/450 devices.

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820